

54AC/74AC299 • 54ACT/74ACT299

8-Input Universal Shift/Storage Register With Common Parallel I/O Pins


Description

The 'AC/'ACT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q₀, Q₇ to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT299 has TTL-Compatible Inputs

Ordering Code: See Section 6


Logic Symbol




Pin Names

- | | |
|-------------------------------------|--|
| CP | Clock Pulse Input |
| DS ₀ | Serial Data Input for Right Shift |
| DS ₇ | Serial Data Input for Left Shift |
| S ₀ , S ₁ | Mode Select Inputs |
| MR | Asynchronous Master Reset |
| OE ₁ , OE ₂ | 3-State Output Enable Inputs |
| I/O ₀ - I/O ₇ | Parallel Data Inputs or 3-State Parallel Outputs |
| Q ₀ , Q ₇ | Serial Outputs |

Connection Diagrams




Pin Assignment for DIP, Flatpak and SOIC



Pin Assignment for LCC

Logic Diagram



5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

AC299 • ACT299

Functional Description

The 'AC/ACT299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 , as shown in the Truth Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{MR} overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

Truth Table

Inputs				Response
\overline{MR}	S_1	S_0	CP	
L	X	X	X	Asynchronous Reset; $Q_0 - Q_7 = \text{LOW}$
H	H	H	J	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	J	Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc.
H	H	L	J	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
H	L	L	X	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

J = LOW-to-HIGH Transition

DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I_{CC}	Maximum Quiescent Supply Current	160	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}$, $T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}$, $T_A = 25^\circ\text{C}$
I_{CCT}	Maximum Additional I_{CC} /Input ('ACT299)	1.6	1.5	mA	$V_{IN} = V_{CC} - 2.1 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ $T_A = \text{Worst Case}$

AC Characteristics

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
fmax	Maximum Input Frequency	3.3 5.0	55 130							MHz	3-3
tPLH	Propagation Delay CP to Q0 or Q7	3.3 5.0	31.0 12.0							ns	3-6
tPHL	Propagation Delay CP to Q0 or Q7	3.3 5.0	30.0 13.0							ns	3-6
tPLH	Propagation Delay CP to I/O _n	3.3 5.0	28.0 11.0							ns	3-6
tPHL	Propagation Delay CP to I/O _n	3.3 5.0	28.0 12.0							ns	3-6
tPLH HL	Propagation Delay MR to I/O _n Q0, Q7	3.3 5.0	33.0 14.0							ns	3-6
tPHL	Propagation Delay MR to I/O _n	3.3 5.0	31.0 13.0							ns	3-6
tpZH	Output Enable Time OE to I/O _n	3.3 5.0	24.0 10.0							ns	3-7
tpZL	Output Enable Time OE to I/O _n	3.3 5.0	24.0 10.0							ns	3-8
tpHZ	Output Disable Time OE to I/O _n	3.3 5.0	25.0 13.0							ns	3-7
tPLZ	Output Disable Time OE to I/O _n	3.3 5.0	24.0 12.0							ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

AC299 • ACT299

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74AC	54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW S0 or S1 to CP	3.3 5.0	12.0 5.0			ns	3-9
th	Hold Time, HIGH or LOW S0 or S1 to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	3.3 5.0	6.0 3.0			ns	3-9
th	Hold Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	3.3 5.0	0 0			ns	3-9
tw	CP Pulse Width, HIGH or LOW	3.3 5.0	9.0 4.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	7.0 4.0			ns	3-6
trec	Recovery Time, MR to CP	3.3 5.0	0 0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Characteristics

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
fmax	Maximum Input Frequency	5.0		125					MHz	3-3	
tPLH	Propagation Delay CP to Q0 or Q7	5.0		11.0					ns	3-6	
tPHL	Propagation Delay CP to Q0 or Q7	5.0		12.0					ns	3-6	
tPLH	Propagation Delay CP to I/O _n	5.0		10.0					ns	3-6	
tPHL	Propagation Delay CP to I/O _n	5.0		12.0					ns	3-6	
tPLH HL	Propagation Delay MR to Q0 or Q7	5.0		14.0					ns	3-6	
tPHL	Propagation Delay MR to I/O _n	5.0		13.0					ns	3-6	
tPZH	Output Enable Time OE to I/O _n	5.0		10.0					ns	3-7	
tPZL	Output Enable Time OE to I/O _n	5.0		10.0					ns	3-8	
tPHZ	Output Disable Time OE to I/O _n	5.0		12.0					ns	3-7	
tPLZ	Output Disable Time OE to I/O _n	5.0		11.0					ns	3-8	

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

AC299 • ACT299

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT	54ACT	74ACT	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW S0 or S1 to CP	5.0	5.0			ns	3-9
th	Hold Time, HIGH or LOW S0 or S1 to CP	5.0	0			ns	3-9
ts	Setup Time, HIGH or LOW I/O _n , DS0 or DS7 to CP	5.0	3.0			ns	3-9
th	Hold Time, HIGH or LOW I/O _n , DS0 or DS7 to CP	5.0	0			ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	4.0			ns	3-6
tw	MR Pulse Width, LOW	5.0	4.0			ns	3-6
trec	Recovery Time, MR to CP	5.0	0			ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.5 V