
SOCS024B - FEBRUARY 1991

- TTL-Compatible inputs
- CCD-Compatible Outputs
- Full-Frame Operation
- Frame-Transfer Operation
- Solid-State Reliability
- Adjustable Clock Levels

### description

The SN28846 serial driver is a monolithic CMOS integrated circuit designed to drive the serial register gate (SRGn) and transfer gate (TRG) inputs of the Texas Instruments virtual-phase CCD image sensors. The SN28846 interfaces a user-defined timing generator to the CCD image



DW PACKAGE

NC - No internal connection

sensor; it receives TTL signals from the timing generator and outputs level-shifted signals to the image sensor. The SN28846 contains three noninverting serial-gate drivers and one noninverting transfer-gate driver.

The voltage levels on outputs SRG1OUT, SRG2OUT, SRG3OUT, and TRGOUT are controlled by the levels on the two dc supply inputs  $V_{SS}$  and  $V_{CC}$ . The propagation delays for these outputs are controlled by the SEL0 and SEL1 inputs. The inputs  $\overline{PD}$ , SRG1IN, SRG2IN, SRG3IN, and TRGIN are TTL compatible.

A high level on the  $\overline{PD}$  input allows the SN28846 to operate normally with the level-shifted outputs following the inputs. When  $\overline{PD}$  is low, the device is in a low-power-consumption mode and all outputs are at  $V_{CC}$ .


The SN28846 is available in the DW surface-mount package and is characterized for operation from ~20°C to 45°C.

This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in the placed in the

conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.



### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### **Terminal Functions**

TERMINAL		1	DECORPTION		
NAME	NO.	VO	DESCRIPTION		
GND	2		Ground		
NC‡	8		No connect		
NC‡	18		No connect		
PD	3	Ì	Power down		
SEL0	19	I	Propagation delay mode select		
SEL1	11	_	Propagation delay mode select		
SEL0OUT	1	0	Test pin (factory use only)		
SEL1OUT	9	0	Test pin (factory use only)		
SRG1IN	6	1	Serial-register gate 1 in		
SRG2IN	5	1	Serial-register gate 2 in		
SRG3IN	4	1	Serial-register gate 3 in		
SRG10UT	14	0	Serial-register gate 1 out		
SRG2OUT	15	0	Serial-register gate 2 out		
SRG3OUT	16	0	Serial-register gate 3 out		
TRGIN	7	-	Transfer gate in		
TRGOUT	13	0	Transfer gate out		
v <sub>CC</sub> ‡	12	ı	Positive supply voltage		
v <sub>CC</sub> ‡	17	Ī	Positive supply voltage		
V <sub>SS</sub> ‡	10	Ī	Negative supply voltage		
v <sub>ss</sub> ‡	20	Ī	Negative supply voltage		

<sup>‡</sup> All pins of the same name should be connected together externally.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†


Positive supply voltage, V <sub>CC</sub> (see Note 1)
Negative supply voltage, V <sub>SS</sub> (see Note 2)
Input voltage range: SEL0 and SEL1
Other inputs
Operating free-air temperature range, T <sub>A</sub>
Storage temperature range 55°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
Continuous total power dissipation, T <sub>A</sub> ≤ 25°C: Without heat sink (see Figure 1) DW package 825 mW
With heat sink (see Figure 1) DW package 1150 mW

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminal.

The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.

### **POWER DISSIPATION**



### Figure 1

NOTE A: The mounted-device derating curve of Figure 1 was obtained under the following conditions:

The board was 50 mm by 50 mm by 1.6 mm thick.

The board material was glass epoxy.

The copper thickness of all the etch runs was 35 microns.

Etch run dimensions - DW package - All 20 etch runs were 0.4 mm by 22 mm.

Each chip was soldered to the board.

An aluminum cooling fin 10 mm by 10 mm by 1 mm thick was coupled to the chip with thermal paste.



### recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, VCC			1.5	3	V
Negative supply voltage. VSS (see Note 2)			-10.4	-9.7	v
	SRG1IN, SRG2IN, SRG3IN, TRGIN	2	5		
High-level input voltage, VIH	SELO, SEL1		Vсс		V
	PD	4	5		
,	SRG1IN, SRG2IN, SRG3IN, TRGIN		0	0.8	
Low-level input voltage, V <sub>IL</sub>	SEL0, SEL1		Vss		V
	PD		0	0.4	
Outro de la card	SRG1OUT, SRG2OUT, SRG3OUT			200	
Output load	TRGOUT			350	pF
Operating free-air temperature, TA		-20		45	°C

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	MAX	UNIT
V	High-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	f = 4.8 MHz, See Figure 1	Input t <sub>W</sub> = 70 ns,	V 05	V <sub>CC</sub> +0.5	v
νон		TRGOUT	f = 3.6 MHz, See Figure 1	Input t <sub>w</sub> = 140 ns,	V <sub>CC</sub> -0.5		<b> </b>
VOL	Low-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	f = 4.8 MHz, See Figure 1	Input t <sub>w</sub> = 70 ns,	V 00	V <sub>SS</sub> +0.8	v
		TRGOUT	f = 3.6 MHz, See Figure 1	Input t <sub>W</sub> = 140 ns,	V <sub>SS</sub> -0.8		ľ
v <sub>n</sub>	Peak-to-peak output noise voltage	SRG1OUT, SRG2OUT, SRG3OUT	See Figure 1			300	mV
ΉΗ	High-level input current	SRG1IN, SRG2IN, SRG3IN, TRGIN, SEL0, SEL1	V <sub>I</sub> ≈ 5.5 V			50	μА
IIL.	Low-level input current		V <sub>I</sub> ≈ 0			± 10	μА
Iss	Supply current		No load, PD at 0 V, T <sub>A</sub> = 25°C See Note 3			-0.5	
						-25	mA
†max	Maximum frequency	SRG1OUT, SRG2OUT, SRG3OUT	C <sub>L</sub> = 200 pF		10		MHz
	of operation	TRGOUT	C <sub>L</sub> = 350 pF		1		

NOTE 3: SRG1OUT, SRG2OUT, and SRG3OUT are loaded with 80-pF capacitive loads; TRGOUT is loaded with a 180-pF load. The SN28846 driver is clocked by the SN28835 timer. SEL0 and SEL1 are both held at -11.1 V.



## switching characteristics for SRG1OUT, SRG2OUT, and SRG3OUT, $V_{CC}$ = 2.3 V, $V_{SS}$ = -10.3 V, $T_A$ = 25°C (unless otherwise noted) (see Figure 1)<sup>†</sup>

	PARAMETER	SELECT MODE‡	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
				28					
14	Propagation delay time,	1	1	_	36		٦		
<sup>t</sup> PLH	low-to-high-level output	2	Input t <sub>w</sub> = 70 ns, f = 4.8 MHz		42		ns		
		3	1 1		48		┪		
		0			25				
	Propagation delay time,	1	1, 70 4.0.48.5		24				
<sup>t</sup> PHL	high-to-low-level output	2	Input $t_{W} = 70 \text{ ns}$ , $f = 4.8 \text{ MHz}$		23		ns		
		3	1		23				
∆tPLH	(see Note 4)					±5			
∆tPHL	(see Note 4)		T 0000 to 5500			±5			
	Character (continue 5)	Any	T <sub>A</sub> = -20°C to 55°C			5	ns ns		
<sup>t</sup> sk(o)	Skew time (see Note 5)	- 1	l			5			
-	Pulse duration	0	Input t <sub>W</sub> = 70 ns, f = 4.8 MHz	63	68	73			
		1		54	59	64			
t <sub>tV</sub>		2		47	52	57			
		3	1 i	40	45	50			
; t <sub>w(n)</sub> – t <sub>w(m)</sub> )	Pulse duration differential (see Note 6)	Any	Input t <sub>W</sub> = 70 ns, f = 4.8 MHz			5	ns		
tŗ	Rise time		January 70 as 4 4 0 MHz	10	14	18			
tį	Fall time	Any	Input t <sub>W</sub> = 70 ns, f = 4.8 MHz	6	10	13	ns		

<sup>†</sup> The load is a Texas Instruments CCD image sensor.

<sup>‡</sup> The select mode is determined by the voltage levels applied to the SEL1 and SEL0 inputs as follows:

LECT MODE	SEL1	SELQ
0	٧ <sub>SS</sub>	$V_{SS}$
1	٧ss	Vcc
2 .	νcc	$v_{SS}$
3	VCC	VCC

NOTES: 4. For a given channel, Δtp<sub>LH</sub> and Δtp<sub>HL</sub> are the changes in tp<sub>LH</sub> and tp<sub>HL</sub>, respectively, when the device is operated over the temperature range –20°C to 55°C rather than at 25°C.

- 5. This is the maximum absolute difference in propagation delay time, either tp<sub>LH</sub> or tp<sub>HL</sub>, through the three channels at any given temperature within the specified range.
- 6. This is the maximum difference in the pulse duration through the three channels.

SOCS024B - FEBRUARY 1991

# switching characteristics for TRGOUT, $V_{CC}$ = 2.3 V, $V_{SS}$ = -10.3 V, $T_A$ = 25°C (unless otherwise noted) (see Figure 1)<sup>†</sup>

	PARAMETER	SELECT MODE‡	TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT	
	0				24				
١.	Propagation delay time, low-to-high-level output	1	1 440 4 0	f = 3.6 MHz	33			ns	
<sup>t</sup> PLH		2	$t_{W} = 140 \text{ ns},   f = 3.$		39				
		3				47			
	Propagation delay time, high-to-low-level output	0				24			
		1	]	f = 3.6 MHz		23			
<sup>t</sup> PHL		2	$t_{W} = 140 \text{ ns}, \qquad f = 3$			22		ns	
		3	1			22		ĺ	
ΔtpLH	(see Note 7)		T 0000 to 5500				20		
ΔtpHL	(see Note 7)	Any	$T_A = -20^{\circ}C$ to 55°C				20	ns	
t <sub>w</sub>	Pulse duration				100	140	180		
t <sub>r</sub>	Rise time	Any	t <sub>w</sub> = 140 ns, f = 3	= 3.6 MHz		17		ns	
tf	Fall time					10		7	

<sup>†</sup> The load is a Texas Instruments CCD image sensor.

<sup>‡</sup>The select mode is determined by the voltage levels applied to SEL1 and SEL0 as follows:

# p	
SEL1	SEL0
٧ <sub>SS</sub>	$v_{SS}$
VSS	Vcc
VCC	٧ss
VCC	VCC
	SEL1 Vss Vss VCC

NOTE 7:  $\Delta t_{PLH}$  and  $\Delta t_{PHL}$  are the changes in  $t_{PLH}$  and  $t_{PHL}$ , respectively, when the device is operated over the temperature range  $-20^{\circ}$ C to  $55^{\circ}$ C rather than at  $25^{\circ}$ C.

### PARAMETER MEASUREMENT INFORMATION SRG1IN, SRG2IN, 50% SRG3IN, or TRGIN 90% SRG1OUT, SRG2OUT, SRG3OUT, or TRGOUT <sup>t</sup>PLH PROPAGATION DELAYS 100% - 2 V 90% SRG1OUT, SRG2OUT, 0% + 2 V SRG3OUT, or TRGOUT **PULSE DURATION AND RISE AND FALL TIMES** V<sub>CC</sub> + 0.5 V VCC SRG1OUT, SRG2OUT, V<sub>CC</sub> - 0.5 V or SRG3OUT SRG1OUT, SRG2OUT, V<sub>SS</sub> + 0.8 V or SRG3OUT V<sub>SS</sub> + 0.15 V ٧ss -- V<sub>SS</sub> - 0.15 V V<sub>SS</sub> - 0.6 V (typical) V<sub>CC</sub> + 0.5 V VCC SRG1OUT, SRG2OUT, V<sub>CC</sub> - 0.5 V or SRG3OUT SRG1OUT, SRG2OUT, V<sub>SS</sub> + 0.8 V or SRG3OUT VSS + 0.15 V VSS - 0.15 V V<sub>SS</sub> - 0.6 V (worst case) TYPICAL AND WORST-CASE OUTPUT WAVEFORM NOISE From Output Under Test CL = 80 pF (see Note A)

Figure 2. Voltage Waveforms

NOTE A: CL Includes probe and jig capacitance.




### **MECHANICAL DATA**

### DW/R-PDSO-G\*\*

### PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

#### 20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).