T-51-10-90 CMOS

13-Bit Monolithic A/D Converter

MP7550

FEATURES

- Resolution: 13 Bits, 2's Complement
- Relative Accuracy: ±1/2LSB
- "Quad Slope" Precision Gaindrift: 1 ppm/°C Offsetdrift: 1 ppm/°C
- Microprocessor Compatible
- Ratiometric
- Overrange Flag
- Very Low Power Dissipation
- TTL/CMOS Compatible
- CMOS Monolithic Construction
- Replaces AD7550

GENERAL DESCRIPTION

The MP7550 is a 13-bit (2's complement) monolithic CMOS analog-to-digital converter on a 118 x 125 mil die packaged in a 40-pin ceramic DIP. Outstanding accuracy and stability (1 ppm/°C) is obtained due to its revolutionary integrating technique, called "Quad Slope." This conversion consists of four slopes of integration as opposed to the traditional dual slope and provides much higher precision.

The MP7550 parallel output data lines have three-state logic and are microprocessor compatible through the use of two enable lines which control the lower eight LSB's (low byte enable) and the five MBS's (high byte enable). An overrange flag is also available which together with the BUSY and BUSY flags can be interrogated through the STATUS ENABLE providing easy microprocessor interface.


The MP7550 conversion time is about 40 ms with a 1 MHz clock. Clock can be externally controlled or internally generated by simply connecting a capacitor to the clock pin. A positive start pulse can be self-generated by having a capacitor on the start pin or can be externally applied.

For most applications, the MP7550 needs only three resistors, one capacitor, and a reference voltage since the integrating amplifier, comparator, switches and digital logic are all on the CMOS chip.


A wide range of power supply voltages (±5V to ±12V) with minuscule current requirements make the MP7550 ideal for low power and/or battery operated applications. Selection of the logic (VCC) supply voltage (+5V to VDD) provides direct TTL or CMOS interface on the digital input/output lines.

The MP7550 uses a high density CMOS process featuring double layer metal and silicon nitride passivation to ensure high reliability and long-term stability.

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



See Section 7 for Ordering Information

MP7550

(VDD = \pm 12V, VSS = \pm 5V, VCC = \pm 5V, VREF1 = \pm 4.25V unless otherwise noted)

PARAMETER ¹		TA = +25°C			OVER SP	ECIFIED URE RANGE	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	MAX		
ACCURACY Resolution					13		Bits 2's Comp	
Relative Accu	iracy			±0.5		±0.5	LSB	
Gain Error				±0.5			LSB	$f_{CLK} = 100 \text{ KHz}, R_1 = 1 \text{ M}\Omega,$ $C_1 = 0.005 \mu\text{F}, \text{IRJCT Voltage}$
Gain Error D	rift ³		1				ppm/°C	Adjusted to $\frac{\text{VREF1}}{2} \pm 0.6\%$
Offset Error				±0.5			LSB	Adjusted to 2
Offset Error	Drift ³		1				ppm/°C	
ANALOG INPUTS								
AIN Input Resistance ²		R ₁					мΩ	
VREF1 Input Resistance ²		R ₁					мΩ	·
VREF2 Leakage Current			10				рA	
DIGITAL INPU	TS							
	INPUTS							
VINL	CIN,			+0.8		+0.8	v	Í
V _{INH}	LBEN,	+2.4		ļ	+2.4		v	VCC = +5V
VINL	HBEN,			+1.2		+1.2	V	
VINH		+10.8	<u> </u>		+10.8		v	VGC = +12V
IINL, IINH	STEN		5			† 	nA	
VINL	,	-		+0.8		+0,8	V	- VCC = +5V to VDD
V _{INH}	CTDT	+2.4			+2,4		V	7 (00 - 137 (0 7 2 2
IINL	STRT		-1				μΑ	VCC = +5V to VDD, BUSY = Low,
INH			+150				μΑ	VCC = +5V to VDD, BUSY = High
VINL				+0.8		+0.8	V	VCC = +5V
V _{INH}]	+3			+3		v	
VINL	CLK			+1.2	<u> </u>	+1.2	V	VCC = +12V
VINH	J	+10.8			+10.8		V	
INL			-100	<u> </u>			μΑ	V _{IN} =V _{INL} ;VCC = +5V to +12V
INH	<u> </u>		+100	<u> </u>			μА	$V_{IN}=V_{INH};VDD = +5V \text{ to } +12V$
DIGITAL OUT	PUTS			1				
VOUTL			<u> </u>	+0.5		+0.8	V	VCC = +5V, I _{SINK} = 1.6 mA
VOUTH		+2.4		<u> </u>	+2.4			$VCC = +5V$, $I_{SOURCE} = 40 \mu A$
VOUTL				+1.2		+1.2	V	VCC = +12V, ISINK = 1.6 mA
Vouth		+10.8			+10.8		V	VCC = +12V, ISOURCE = 0.6 mA
			5				pF	

50E D 6097444 0003215 9 📰

T-51-10-90

Specifications (cont.)

PARAMETER ¹	TA = +25°C			PECIFIED URE RANGE	UNITS	TEST CONDITIONS				
	MIN	TYP	MAX	MIN	MAX					
DIGITAL OUTPUTS (con't)										
I _{LKG} (Floating State) (OVRG, BUSY, BUSY, and DB0-DB12)		±5				nA	VCC = +5V to +12V V _{OUT} = 0V and VCC			
DYNAMIC PERFORMANCE ³										
Conversion Time		40				ms	V _{IN(CLK)} = 0 to +3V, f _{CLK} = 1 MHz			
STEN, HBEN, LBEN Propagation Delay ^t ON ^{, t} OFF		250	500			ns	V _{IN} (STEN, HBEN, LBEN) 0 to +3V			
External STRT Pulse Duration	800					ns	V _{IN(STRT)} = 0 to +3V			
POWER SUPPLIES										
VDD Range	+10		+12			v				
VSS Range	-5		-12			v				
VGC Range	+5		VDD			v				
ĮDD		0.6	2			mA				
ISS		0.3	2			mA	f _{CLK} = 1 MHz			
ICC		0.06	2			mA				

- 1 Specifications subject to change without notice.
- 2 The equivalent input circuit is the integrator resistor R₁ (1 M Ω MIN, 10 M Ω MAX) in series with a voltage source $\frac{\text{VREF1}}{2}$, (See Figure 1.) 3. Guaranteed but not production tested. -
- ARSOLUTE MAYIMUM DATINGS

ABSOLUTE MAXIMUM RATINGS	
VDD to AGND	IROUT
VDD to DGND	Digital Input Voltage
VSS to AGND	HBEN, LBEN, STEN, CIN DGND, (DGND+27V)
VSS to DGND	CLK, START DGND, VDD
AGND to DGND	Digital Output Voltage
VCC to DGND	DB0-DB12, OVRG, BUSY, BUSY, COUT . DGND, VCC
VREF1	Power Dissipation (Package)
VREF2 AGND, VDD	Up to +50°C 1000 mW
AIN	Derates above +50°C by 10 mW/°C
IRIN	Storage Temperature65°C to +150°C
IRJCT AGND, VDD	Operating Temperature
CAUTION:	

- 1. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.
- 2. VCC should never exceed VDD by more than 0.4V, especially during power ON or OFF sequencing.

T-51-10-90

Pin Function Description

PI	וא	MNEMONIC	DESCRIPTION
	1	NC	No Connection
1	2	IRJCT	IntegratoR JunCTion. Summing
١		-	junction (negative input) of
	١		integrating amplifier.
1	3	VREF1	Voltage REFerence Input
ļ	4	IRIN	IntegratoR INput. External inte-
			grator input R is connected between IRJCT and IRIN.
ļ	5	AIN	Analog INput, Unknown analog
	3	AIN	input voltage to be measured. Full- scale AIN equals VREF/2.125.
1	6	IROUT	Integrator OUTput, External
	•	111.001	integrating capacitor C ₁ is con-
			nected between IROUT and IRJCT.
1	7	VREF2	Voltage REFerence ÷ 2 Input
	8	AGND	Analog GrouND
-	9	VSS	Negative Supply (-5V to -12V)
1	10	NC	No Connection
	11	NC	No Connection
	12	NC	No Connection
	13	NC	No Connection
l	14	STRT	STaRT Conversion. When STRT
		l	goes to a logic "1," the MP7550's
-			digital logic is set up and BUSY is
1			latched ""high." When STRT returns "low," conversion begins
			in synchronization with CLK.
1		}	Reinitiating STRT during conver-
			sion causes a conversion restart.
			STRT can be driven from an
ļ			external logic source, or can be
			programmed for continuous con-
		į	version by connecting an external capacitor between STRT and
١		1	DGND. An externally applied
		j	STRT command must be a posi-
		1	tive pulse of at least 800 nano-
			seconds to ensure proper set-up of the MP7550 logic.
-	15	CLK	CLock Input, The CLK can be
1		1	driven from external logic, or can
			be programmed for internal
İ		1	oscillation by connecting an external capacitor between CLK
			and DGND.
	16	COUT	Count OUT provides a number
		1 ":	(N) of gated clock pulses given by:
		İ	$N = \left(\frac{A1N}{12000}, 2.125 + 1\right) 4096$
ļ		Į	\VKEF1 /
1	17	CIN	Count IN is the input to the out-
		1	put counter. 2's complement
1		ĺ	binary data appears on the DB0 through DB12 output lines (if
			the HBEN and LBEN enable
		ļ	lines are "high") if COUT is con-
		1	nected to CIN.
L			

PIN	MNEMONIC	DESCRIPTION
18	HBEN	High Byte ENable is the three-
	!	state logic enable input for the
l '		DB8-DB12 data outputs. When
1		HBEN is low, the DB8DB12 outputs are floating. When
		HBEN is "high," digital data
		appears on the data lines.
19	LBEN	Low Byte ENable is the three-
-		state logic enable for DB0-DB7.
		When LBEN is "low," DB0-DB7
1		are floating. When "high," digital
20	DGND	data appears on the data lines. Digital GrouND is the ground
20	DGND	return for all digital logic and
l		the comparator.
21	DBO	Data Bit 0 (least significant bit)
22	DB1	1
23	DB2	A
24	DB3	
25 26	DB4 DB5	
27	DB6	CODE: 2's Complement
28	DB7	4
29	DB8	
30	DB9	
31	DB10	
32	DB11 DB12	Data Bit 12 (most significant bit)
34	OVRG	OVer Range indicates a logic "1"
"	01110	if AIN exceeds plus or minus full
1		scale by at least 1/2 LSB. OVRG
1		is a three-state output and floats
1		until STEN is addressed with a
35	BUSY	logic "1." Not BUSY. BUSY indicates
"	B031	whether conversion is complete
1	-	or in progress. BUSY is a three-
ļ	1	state output which floats until
1		STEN is addressed with a logic
		"1." When addressed, BUSY will
		indicate either a "1" (conversion complete) or a "0" (conversion in
	1	progress).
-36	BUSY	BUSY indicates conversion status.
1	1	BUSY is a three-state output
1		which floats until STEN is addressed
	1	with a logic "1." When addressed, BUSY indicates a "0" (conversion
1		complete) or a "1" (conversion
	1	in progress.)
37	STEN	STatus ENable is the three-state
1		control input for BUSY, BUSY,
	. l	and OVRG.
38		No Connection
39	VCC	Logic Supply. Digital inputs and outputs are TTL compatible if
	1	VCC = +5V, CMOS compatible
	1	for $VCC = +10V$ to VDD .
40	VDD	Positive Supply. +10V to +12V.
- i - ^ `	L .	1

T-51-10-90

MP7550

Principles of Operation BASIC OPERATION

The essence of the quad slope technique is best explained through Figures 1 and 2.




Figure 1. Quad Slope Integrator Circuit

The inputs AGND (analog ground), VREF1, AIN (analog input) and VREF1 are applied in sequence to an integrator (Figure 1), creating four slopes (phases 1 through 4, Figure 2) at the integrator output. Voltage VREF2 is normally equal

to VREF1 but if not, will create an error count "n" that will be minimized by the "quad-slope" conversion process. VREF1 and VREF2 must be positive voltages.

The equivalent integrator input voltages and their integration times are shown in Table I.

TABLE I INTEGRATOR EQUIVALENT INPUT VOLTAGES AND INTEGRATION TIMES

Phase	Input Voltage	Integration Time					
1	AGND-VREF2	t ₁ = K ₁ t					
2	VREF1-VREF2	$t_2 = (K_1 + n)t$					
3	AIN-VREF2	t3 = (2K1 - n)t					
4	VREF1-VREF2	t4 = (K3 - 2K1 + n - 2N)t					

where:

t = The CLK period

n = System error count

 $K_1 = A$ fixed count equal to 4352 counts

 $K_2 = A$ fixed count equal to 17408 counts ($K_2 = 4K_1$)

 $K_3 = A$ fixed count equal to 25600 counts

N = Digital output count corresponding to the analog input voltage, AIN

PHASE 0

After the start pulse is applied, switch SW2 is closed (all other switches open) and the integrator output is ramped to comparator zero crossing. Phase 0 can be considered the reset phase of the converter, and always has a duration $t_0 = R_1C_1$ (integrator time constant). Upon zero crossing, counters K_1 and K_2 are started, switch SW2 is opened and SW1 is closed.

PHASE 1

Phase 1 integrates (AGND – VREF2) for a fixed period of time (by counter K_1) equal to $t_1 = K_1 t$. At the end of phase 1, switch SW1 is opened and SW2 is closed.

PHASE 2

The integrator input is switched to (VREF1-VREF2) and the output ramps down until zero crossing is achieved. The integration time $t_2 = (K_1 + n)t$ includes the error count "n" due to offsets, etc. At the end of phase 2, switch SW2 is opened, SW3 is closed, and a third counter (K_3) is started.

PHASE 3

Phase 3 integrates the analog input (AIN - VREF2) until counter K_2 counts $4K_1t$. At this time SW3 is opened and SW2 is closed again.

PHASE 4

Phase 4 integrates (VREF1-VREF2) and the comparator output ramps down until zero crossing once again is achieved. Since the comparator always approaches zero crossing from the same slope, propagation delay is constant and hysteresis effect is eliminated.




Figure 2. Quad Slope Timing Diagram

Principles of Operation (cont.)

BASIC OPERATION (continued)

The time to between the phase 4 zero crossing and the termination of counter K3 is considered equal to 2N counts. N, the number of counts at the COUT terminal, is obtained by a divideby-two counter stage. This reduces "jitter" effects. Barring third (and higher) order effects, it can be proven that:

$$\underbrace{N * \left(\frac{AIN}{VREF1} - 1\right) \cdot 2K_1 + \frac{K_3}{2}}_{\text{ideal transfer function}} + \underbrace{\left(\frac{AIN}{VREF1} - 1\right) \cdot \left[\frac{AGND}{VREF1} (1 + 2\alpha) - \alpha^2\right] \cdot 2K_1}_{\text{effor term}}$$

where:

The ideal case assumes:

AGND = 0V

$$VREF2 = \frac{VREF1}{2}$$
, therefore $\alpha = 0$

Then (EQN 1) simplifies to:

$$N = \frac{AIN}{VREF1} \cdot 8704 + 4096$$

(EQN 2)

or

$$N = \frac{AIN}{V_{FS}} \cdot 4096 + 4096$$
 (EQN 3)

$$V_{FS}$$
 = full scale input voltage = $\frac{V_{KEF}}{2.125}$

The parallel output (DB0-DB12) of the MP7550 represents the number N in binary 2's complement coding when the COUT pin is connected to the CIN pin (see Table II).

TABLE II **OUTPUT CODING (Bipolar 2's Complement)**

Analog Input (Note 1)	N (Note 2)											D80			
+Overrange	1	1	0	1	1	ı	1	1	1	1	1	1	1	1	1
+VFS (1-2-12)	8191	0	0	1	ì	1	1	1	ı	1	1	1	1	1	1
+VFS (2-12)	4097	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	4096	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-VFS (2-12)	4095	٥	1	1	1	1	1	1	i	1	1	1	1	1	1
-VFS	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
-Overrange	_	1	1	0	0	Q	0	Q	0	0	0	0	Q	0	0

Notes

 $1 \text{ VFS} = \frac{VRBC}{2.125}$

2 N = number of counts at COUT pin

3 COUT strapped to CIN; LBEN and HBEN = logic 1

ERROR ANALYSIS

Equation 1 shows that only α and AGND generate error terms. Their impact can be analyzed as follows:

Case 1: AGND = 0,
$$\alpha \neq 0$$

Error sources such as capacitor-leakage (IL) and op amp offset (e) cause α to be different from zero.

Under this condition,

$$\alpha = \frac{2 (c + I_{L}R_{1})}{VREF1}$$

where ILR1 is the equivalent error voltage generated by leakage IL.

The evaluation of this error term is best demonstrated through the following example:

$$e = 5$$
 mV, $I_L = 5$ nA, $R_1 = 1$ M Ω and VREF1 = 4.25V

$$\alpha = 4.7 \times 10^{-3}$$

$$N = \left[\frac{AIN}{VREF1} - 1\right] \times 8704 + 12800 - \left[\frac{AIN}{VREF1} - 1\right] \times 22.1 \times 10^{-6} \times 8704$$
error term N_E

Therefore, the error count N_{ϵ} is as follows:

For AIN =
$$-V_{FS}$$
: N_{ϵ} = 0.28 counts = 0.28 LSB
AIN = 0: N_{ϵ} = 0.19 counts = 0.19 LSB
AIN = $+V_{FS}$: N_{ϵ} = 0.09 counts = 0.09 LSB

The above example shows the strong reduction of the circuit errors because of the α^2 term in (EQN 1). Another consequence of this effect is that N_{ϵ} is always positive, regardless of the polarity of the circuit errors.

Case 2: AGND $\neq 0$, $\alpha = 0$

When AGND is different from the signal ground, then this error will come through on a first-order basis.

$$N = \begin{bmatrix} AIN \\ VREF1 \end{bmatrix} \cdot 8704 + 12800 + \underbrace{\begin{bmatrix} AIN \\ VREF1 \end{bmatrix} \cdot \frac{AGND}{VREF1}}_{error term \ N_e}$$

The following example demonstrates the impact of AGND.

Let AGND = 1 mV and VREF1 = 4.25V.

For AIN =
$$-V_{FS}$$
, then $N_{\epsilon} = 3.01$ counts
AIN = 0, then $N_{\epsilon} = 2.05$ counts
AIN = $+V_{FS}$, then $N_{\epsilon} = 1.08$ counts

Therefore, ground loops should be minimized because a 330 µV difference between AGND and signal ground will cause 1 count (1 LSB) of error when the analog input is at minus full scale. An optimized ground system is shown in Figure 7.

Operation Guidelines

OPERATING GUIDELINES

The following steps, in conjunction with Figure 3, explain the calculations of the component values required for proper operation.

1. DETERMINATION OF VREF1

When the full scale voltage requirement (VFS) has been ascertained, the reference voltage can be calculated by:

VREF1 = 2.125 (VFS)

VREF1 must be positive for proper operation.

2. SELECTION OF C₃ (INTERNAL CLOCK OPERATION)

For internal clock operation, connect capacitor G_3 to the clock pin as shown in Figure 3. The clock frequency versus capacitor G_3 is shown in Figure 4.

The clock frequency must be limited to 1.3 MHz for proper operation.

SELECTION OF INTEGRATOR COMPONENTS (R₁ AND C₁)

To ensure that the integrator's output doesn't saturate to its bound (VDD) during the phase (3) integration cycle, the integrator time constant (R₁C₁) should be approximately equal to:

$$\tau = R_1C_1 = \frac{\text{VREF1 (9 x 10}^3)}{\text{fCLK (VDD} - 4V)}$$

The integrator components R_1 and C_1 can be selected by referring to Figure 5 and/or Figure 6. Figure 5 plots the time constant (R_1C_1) versus clock frequency for different reference voltages. Figure 6 is a direct plot of the required C_1 versus f_{CLK} for R_1 values of $1 \ M\Omega$ and $10 \ M\Omega$.

 R_1 can be a standard 10% resistor, but must be selected between 1 $M\Omega$ to 10 $M\Omega$.

The integrating capacitor " C_1 " must be a low leakage, low dielectric absorption type such as teflon, polystyrene or polypropylene. To minimize noise, the outside foil of C_1 must be connected to IROUT.

4. CONVERSION TIME

As shown in Figure 2, the conversion time is independent of the analog input voltage AIN, and is given by:

$$t_{convert} = t_{STRT} + \frac{34306}{f_{CLK}} + R_{1}C_{1}$$



where:

tSTRT = STRT pulse duration
R₁C₁ = Integrator Time Constant
f_{CLK} = CLK Frequency

For example, if VREF1 = 4.25V, R_1 = 1 M Ω , C_1 = 400 pF and CLK = 1 MHz, the conversion time (not including tSTRT, which is normally only microseconds in duration) is approximately 40 milliseconds.

5. EXTERNAL OR AUTO STRT OPERATION

The STRT pin can be driven externally, or with the addition of C2, made to self-start.

The size of C₂ determines the length of time from end of conversion until a new conversion is initiated. This is the "data valid" time and is given by:

$$t_{\rm DAV} \approx (1.7 \times 10^6 \Omega) C_2 + 20 \,\mu s$$

When first applying power to the MP7550, a OV to VDD positive pulse (power up restart) is required at the STRT terminal to initiate auto STRT operation.

6. INITIAL CALIBRATION

Trim R₄ (Figure 3) so that pin 2 (1RJCT) equals 1/2 VREF1 $\pm 0.6\%$. When measuring the voltage on 1RJCT, apply a logic 1 to the STRT terminal.





Figure 3. Operation Diagram

MP755

T-51-10-90






Figure 4. fCLK vs. C3




Figure 5. Integrator Time Constant (R1C1) vs. fCLK for Different Reference Voltages




Figure 6. Integrator Capacitance (C1)
vs. f_{CLK} for Different Integrator
Resistances (R1)

APPLICATION HINTS

When operating at $f_{\rm CLK}$ greater than 500 KHz, the following steps are recommended to minimize errors due to noise coupling, (see Figure 7).

- 1. Decouple AIN (pin 5), VREF1 (pin 3) and VREF2 (pin 7) through 0.01 µF to signal ground.
- 2. Signal ground must be located as close to pin 8 (AGND) as possible.
- 3. Keep the lead lengths of R₁ and C₁ toward pin 2 (IRJCT) as short as possible. In addition, both components should lie over the analog ground plane. If C₁ has an outside foil, connect it to pin 6 (IROUT), not pin 2.
- 4. Hold the data bit enables (HBEN, LBEN) in the 0 state during conversion. This is easily accomplished by tying <u>STEN</u> to the 1 state and driving HBEN and LBEN with <u>BUSY</u>. This prevents the DB0 through DB12 outputs from coupling noise into the integrator during the phase 1-4 active integration periods.




Figure 7. Ground System