

T-46-23-15

# DRAM

# 1MEG x 1 DRAM

## STATIC COLUMN

**DRAM**

### FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- Optional Static Column access cycle

### OPTIONS


- Timing
  - 80ns access
  - 100ns access
  - 120ns access
- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

### MARKING


- 8
- 10
- 12
- None
- C
- Z
- DJ

### PIN ASSIGNMENT (Top View)


#### 20 Pin DIP (PD, CD)



#### 20 Pin ZIP (ZB)



#### 20 Pin SOJ (DJA)



\*Address not used for  $\overline{\text{RAS}}$  ONLY refresh  
 \*\*TF = Test Function, V<sub>IN</sub> must be disconnected or between V<sub>ss</sub> and V<sub>cc</sub> for normal operation.

### GENERAL DESCRIPTION

The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes LOW prior to  $\overline{\text{CAS}}$  going LOW, the output pin(s) remain open (high Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains LOW (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  HIGH terminates a memory

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , or HIDDEN refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.


STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  HIGH terminates the STATIC COLUMN operation.

T-46-23-15

MT4C1026

MICRON

FUNCTIONAL BLOCK DIAGRAM  
STATIC COLUMN



DRAM

TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		
					tR	tC	
Standby	H	H	H	X	X	X	High Impedance
READ	L	L	H	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	X	ROW	COL→COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	X	ROW	COL→COL	Valid Data In, Valid Data Out
STATIC COLUMN READ-WRITE	L	L	H→L→H	X	ROW	COL→COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	X	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	X	High Impedance

T-46-23-15

MICRON

MT4C1026

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss.....-1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient).....0°C to +70°C  
 Storage Temperature (Ceramic).....-65°C to +150°C  
 Storage Temperature (Plastic).....-55°C to +150°C  
 Power Dissipation.....1 Watt  
 Short Circuit Output Current.....50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>	70	60	50	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>	3	2	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{RAS}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>	1	1	1	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub> )	I <sub>CC5</sub>	70	60	50	mA	3
REFRESH CURRENT: $\overline{CAS}$ -BEFORE- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>	70	60	50	mA	3, 5

T-46-23-15

MT4C1026

MICRON

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C <sub>I1</sub>		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance: Q	C <sub>O</sub>		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	150		180		220	ns		
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	175		210		255	ns		
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		25		30	ns	15
Access time from column address	t <sub>AA</sub>		40		50		60	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	60		70		90		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	60	25	75	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	40	20	50	20	60	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	90		115		115		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		50		60		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	0		0		0		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	t <sub>WCS</sub>	0		0		0		ns	21
Write command hold time	t <sub>WCH</sub>	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>WCR</sub>	60		75		80		ns	

DRAM

T-46-23-15

**MICRON**

**MT4C1026**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	t <sub>WP</sub>	15		20		25		ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		25		30		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		25		30		ns	
WE inactive time	t <sub>WI</sub>	10		10		10		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	22
Data-in hold time	t <sub>DH</sub>	15		20		20		ns	22
Data-in hold time (referenced to RAS)	t <sub>DHR</sub>	60		75		80		ns	
RAS to WE delay time	t <sub>RWD</sub>	80		100		110		ns	21
Column address to WE delay time	t <sub>AWD</sub>	40		50		60		ns	21
CAS to WE delay time	t <sub>CWD</sub>	20		25		30		ns	21
Transition time (rise or fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
RAS to CAS Precharge time	t <sub>RPC</sub>	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t <sub>CSR</sub>	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t <sub>CHR</sub>	30		30		30		ns	5
RAS pulse width (STATIC COLUMN)	t <sub>RASC</sub>	80	100,000	100	100,000	120	100,000	ns	
CAS precharge time (STATIC COLUMN)	t <sub>CP</sub>	10		10		15		ns	
STATIC COLUMN MODE cycle time	t <sub>SC</sub>	45		55		65		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	t <sub>SRMW</sub>	80		100		160		ns	
Last Write to column address delay time	t <sub>LWAD</sub>	20	35	25	45	30	55	ns	
Last Write to column address hold time	t <sub>AHLW</sub>	75		95		115		ns	
Output data hold time from column address	t <sub>AOH</sub>	5		5		5		ns	
Output data enable from Write	t <sub>OW</sub>		20		25		25	ns	

**DRAM**

T-46.23-15

MICRON

MT4C1026

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH\ min}$  and  $V_{IL\ max}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD\ (max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD\ (max)}$ .
16. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CPN}$ .
17. Operation within the  $t_{RCD\ (max)}$  limit ensures that  $t_{RAC\ (max)}$  can be met.  $t_{RCD\ (max)}$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD\ (max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD\ (max)}$  limit ensures that  $t_{RCD\ (max)}$  can be met.  $t_{RAD\ (max)}$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD\ (max)}$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF\ (max)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS\ (min)}$ , the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD\ (min)}$ ,  $t_{AWD} \geq t_{AWD\ (min)}$  and  $t_{CWD} \geq t_{CWD\ (min)}$ , the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .




T-46-23-15


MT4C1026

MICRON

### READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



### STATIC COLUMN READ CYCLE




DRAM




T-46-23-15  
MT4C1026

STATIC COLUMN EARLY-WRITE CYCLE



DRAM

STATIC COLUMN READ-WRITE CYCLE  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




▨ DON'T CARE  
▩ UNDEFINED

MICRON


MT4C1026

T-46-23-15


**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>9</sub> and WE = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
(WE = HIGH)<sup>23</sup>



▨ DON'T CARE  
▩ UNDEFINED

DRAM