# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

### Advance Information

# 4Mx1 CMOS Dynamic RAM Nibble Mode

The MCM514101A is a  $0.7\mu$  CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The fast nibble mode feature allows high–speed serial access of up to 4 bits of data.

The MCM514101A requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil and 350 mil J–lead small outline packages, and a 100 mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Nibble Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM514101A = 16 ms
- Fast Access Time (tRAC):

MCM514101A-60 = 60 ns (Max)

MCM514101A-70 = 70 ns (Max)

MCM514101A-80 = 80 ns (Max)

MCM514101A-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM514101A-60 = 660 mW (Max)

MCM514101A-70 = 550 mW (Max)

MCM514101A-80 = 468 mW (Max)

MCM514101A-10 = 413 mW (Max)


Low Standby Power Dissipation:

MCM514101A = 11 mW (Max, TTL Levels)

MCM514101A = 5.5 mW (Max, CMOS Levels)

# PIN NAMES A0-A10 Address Input D Data Input Q Data Output W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe VCC Power Supply (+5 V) VSS Ground NC No Connection

## MCM514101A



**PIN ASSIGNMENT** 


#### 100 MIL ZIP 300 AND 350 MIL SOJ Α9 CAS 3 D [1 26 D VSS Q ٧ss 5 ₩ [ 2 25 Dα D 6 RAS [3 24 | CAS W RAS NC 4 23 D NC 8 A10 9 A10 ☐5 22 D A9 NC 10 NC 11 Α0 12 Α1 13 A0 🛮 9 18 🛮 A8 A2 14 АЗ A1 [ 10 17 П А7 15 V<sub>C</sub>C 16 А2 П 16 П А6 A4 17 Α5 A3 [] 12 15 ☐ A5 18 A6 19 V<sub>CC</sub> [] 13 14 ] A4 **A7** 20 **A8**

This document contains information on a new product. Specifications and information herein are subject to change without notice



MOTOROLA

#### **BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATING (See Note)** 

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm 10\%$ , T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0	7	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V <sub>IL</sub>	-1.0		0.8	V	1

#### **DC CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current  MCM514101A-60, t <sub>RC</sub> = 110 ns  MCM514101A-70, t <sub>RC</sub> = 130 ns  MCM514101A-80, t <sub>RC</sub> = 150 ns  MCM514101A-10, t <sub>RC</sub> = 180 ns	ICC1	_ _ _ _	120 100 85 75	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>IH</sub> )	I <sub>CC2</sub>		2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS Only Refresh Cycles (CAS=V <sub>IH</sub> ) MCM514101A-60, t <sub>RC</sub> = 110 ns MCM514101A-70, t <sub>RC</sub> = 130 ns MCM514101A-80, t <sub>RC</sub> = 150 ns MCM514101A-10, t <sub>RC</sub> = 180 ns	ICC3	_ _ _	120 100 85 75	mA	2, 3
$V_{CC}$ Power Supply Current During Nibble Mode Cycle ( $\overline{RAS} = V_{IL}$ ) MCM514101A-60, $t_{NC} = 40$ ns MCM514101A-70, $t_{NC} = 40$ ns MCM514101A-80, $t_{NC} = 40$ ns MCM514101A-10, $t_{NC} = 45$ ns	ICC4	_ _ _ _	50 50 50 45	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>CC</sub> -0.2 V)	lCC5	_	1.0	mA	
$V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle MCM514101A-60, $t_{RC}$ = 110 ns MCM514101A-70, $t_{RC}$ = 130 ns MCM514101A-80, $t_{RC}$ = 150 ns MCM514101A-10, $t_{RC}$ = 180 ns	ICC6	_ _ _	120 100 85 75	mA	2
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ 6.5 V)	l <sub>lkg(l)</sub>	-10	10	μА	
Output Leakage Current ( $\overline{CAS} = V_{IH}$ , 0 V $\leq V_{out} \leq 5.5 \text{ V}$ )	l <sub>lkg(O)</sub>	-10	10	μΑ	
Output High Voltage (IOH = -5 mA)	Voн	2.4	_	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	V	

## $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{\textbf{A}} = 25^{\circ}\text{C}, \text{ V}_{\textbf{CC}} = 5 \text{ V, Periodically Sampled Rather Than 100% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, D	C <sub>in</sub>	5	pF	4
	RAS, CAS, W		7	1	
Output Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF	4

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 3. Column address can be changed once or less while  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta t/\Delta V$ .

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	bol	51410	0A-60	51410	0A-70	51410	0A-80	51410	0A-10		1
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	_	130	_	150		180		ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	135		155	_	175	_	210	_	ns	5
Nibble Mode Cycle Time	<sup>†</sup> CEHCEH	<sup>t</sup> NC	40	_	40		40	_	45	_	ns	
Nibble Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> NRWC	65	_	65	_	65	_	70	_	ns	
Access Time from RAS	†RELQV	<sup>t</sup> RAC		60	_	70		80	-	100	ns	6, 7
Access Time from CAS	†CELQV	tCAC	_	20	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA		30	_	35	_	40	_	50	ns	6, 9
Nibble Mode Access Time	<sup>t</sup> CELQV	tNCAC	_	20	_	20	_	20	_	25	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0		0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	<sup>t</sup> CEHQZ	tOFF	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	tRP	40		50	_	60	_	70		ns	
RAS Pulse Width	tRELREH	tRAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	20	_	25	_	ns	_
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	60	_	70		80	_	100	_	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	tCAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	<sup>†</sup> RELCEL	tRCD	20	40	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	tRAD	15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5		5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	<sup>t</sup> CP	10		10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0		0	_	0	_	0	_	ns	
Row Address Hold Time	tRELAX	tRAH	10		10	_	10	_	15	_	ns	

(continued)

#### NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IH</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ , +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \,\text{V}$  and  $V_{OL} = 0.8 \,\text{V}$ .
- 7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).
- 10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

#### READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	ool	51410	1A-60	51410	1A-70	51410	1A-80	51410	1 <b>A</b> -10		
Parameters	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCELAX	<sup>t</sup> CAH	15	_	15		15	_	20	_	ns	
Column Address to RAS Lead Time	tAVREH	<sup>t</sup> RAL	30	_	35	-	40		50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0		0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	†REHWX	<sup>†</sup> RRH	0	_	0		0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	10	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	<sup>t</sup> RWL	20	_	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t <sub>DS</sub>	0		0	_	0	_	0	_	ns	14
Data in Hold Time	tCELDX	tDH	15	_	15	_	15	_	20		ns	14
Refresh Period	tRVRV	<sup>t</sup> RFSH	_	16	_	16	_	16		16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	20	_	20	_	20	_	25	_	ns	15
RAS to Write Delay	†RELWL	tRWD	60	_	70		80	_	100	-	ns	15
Column Address to Write Delay Time	<sup>t</sup> AVWL	tAWD	30		35	_	45	_	50	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	<sup>t</sup> CSR	5	_	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	tCHR	15	_	15		15	_	20	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	tRPC	0	_	0	_	0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	<sup>t</sup> CPT	30	_	40	_	40	_	50	_	ns	

(continued)


#### NOTES:

- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be staisfied for <u>a read</u> cycle.
- 14. These two parameters are referenced to  $\overline{\text{CAS}}$  leading edgein early write cycles and to  $\overline{\text{W}}$  leading edge in read–write cycles.
- 15. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


#### READ, WRITE, AND READ-WRITE CYCLES (Continued)

<u> </u>												
	Sym	bol	51410	1 <b>A-6</b> 0	51410	1 <b>A-</b> 70	51410	1A-80	51410	1A-10		
Parameters	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Nibble Mode Pulse Width	<sup>t</sup> CELCEH	tNCAS	20		20	-	20	_	25	_	ns	
Nibble Mode CAS Precharge Time	†CEHCEL	tNCP	10	_	10		10	_	10	_	ns	
Nibble Mode RAS Hold Time	<sup>t</sup> CELREH	tNRSH	20	_	20	_	20	_	25	_	ns	
Nibble Mode CAS to Write Delay Time	<sup>t</sup> CELWL	tNCWD	20	_	20	_	20		25	_	ns	
Nibble Mode Write Command to RAS Lead Time	tWLREH	<sup>t</sup> NRWL	20	_	20	_	20	_	25	_	ns	
Nibble Mode Write Command to CAS Lead Time	tWLCEH	tNCWL	20	_	20		20	_	25	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twts	10		10		10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>‡</sup> RELWH	tWTH	10	_	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10		10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	twrh	10	_	10	_	10	_	10	_	ns	


#### **READ CYCLE**




#### **EARLY WRITE CYCLE**




#### **READ-WRITE CYCLE**



#### **NIBBLE MODE READ CYCLE**






DATA


- HIGH Z

tCLZ -


# RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




#### **HIDDEN REFRESH CYCLE (READ)**



#### HIDDEN REFRESH CYCLE (EARLY WRITE)



#### **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



#### **DEVICE INITIALIZATION**

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and nibble mode. All three are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, nibble mode read cycle, read-write cycle, and nibble mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however,  $\overline{CAS}$  must be active before or at  $t_{RCD}$  maximum to guarantee valid data out (Q) at  $t_{RAC}$  (access time from  $\overline{RAS}$  active transition). If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the  $\overline{CAS}$  clock active transition ( $t_{CAC}$ ).

The RAS and CAS clocks must remain active for a minimum time of tras and tracks respectively, to complete the read cycle.  $\overline{W}$  must remain high throughout the cycle, and for time track or track after  $\overline{RAS}$  or  $\overline{CAS}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{RAS}$  transitions to inactive, it must remain inactive for a minimum time of

 $t_{RP}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  clock is active. When the  $\overline{CAS}$  clock transitions to inactive, the output will switch to High Z (three-state).

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, nibble mode early write, and nibble mode read-write. Early and late write modes are discussed here, while nibble mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time transactive tr

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for truly and town, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition,  $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$ , if other timing minimums  $(t_{RCD}, t_{RWL}, \text{ and } t_T)$  are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but Q may be indeterminate—see note 15 of ac operating conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except W must remain high for t<sub>CWD</sub> minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### **NIBBLE MODE CYCLES**

Nibble mode allows fast successive serial data operations at two, three, or four bits of the 4M dynamic RAM. Read access time in nibble mode ( $t_{NCAC}$ ) is considerably faster than the regular  $\overline{RAS}$  clock access time,  $t_{RAC}$ . Nibble mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between  $V_{IH}$  and  $V_{IL}$ . The address of the first nibble bit is latched by  $\overline{RAS}$  and  $\overline{CAS}$  active transitions. Each subsequent  $\overline{CAS}$  active transition increments the row and column addresses internally to access the next bit in binary fashion. After the fourth bit is accessed, the nibble pattern repeats itself (0,0) (0,1) (1,0) (1,1) (0,0) (0,1) (1,0) (1,1). . . . The A10 address determines the starting point of the 4-bit nibble, with row address A10 the least significant of the (column, row) ordered pair. External addresses are ignored after the first nibble bit is selected.

A nibble mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum of  $t_{NCP}$ , while  $\overline{RAS}$  remains low (VIL). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first nibble mode cycle (tNC or tNRWC). Either a read, write, or read-write operation can be performed in a nibble mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive nibble mode cycles and performed in any order. The maximum number of consecutive nibble mode cycles is limited by tRAS. Nibble mode operation ends when  $\overline{RAS}$  transitions to inactive, coincident with or following a  $\overline{CAS}$  inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM514101A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514101A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM514101A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

 $\overline{RAS}$ -only refresh consists of  $\overline{RAS}$  transition to active, latching the row address to be refreshed, while  $\overline{CAS}$  remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### **CAS** Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{W}$  must be inactive for time twpp before and time twpH after  $\overline{RAS}$  active transition to prevent switching the device into a **test mode cycle**.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode cycle) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

#### **TEST MODE**

The internal organization of this device (512K×8) allows it to be tested as if it were a 512K×1 DRAM. Nineteen of the twenty two addresses are used when operating the device in test mode. Row address A10, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7)

in parallel. External data out is determined by the internal test mode logic of the device. See following truth table and test mode block diagram.

Test mode is enabled by performing a **test mode cycle** (see test mode timing diagram and parameter specifications table). Test mode is disabled by a **RAS only refresh** cycle or **CAS before RAS refresh** cycle. The test mode performs refresh with the internal refresh counter like a **CAS before RAS refresh**.

#### **TEST MODE TRUTH TABLE**

D	B0	B1	B2	В3	B4	B5	В6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
_	Any Other								

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 


#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

· · · · · · · · · · · · · · · · · · ·												
	Symbol		514101A-60		514101A-70		514101A-80		51410	1A-10		Notos
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>†</sup> RELREL	tRC	115	_	135	_	155	_	185	_	ns	5
Access Time from RAS	†RELQV	<sup>t</sup> RAC	_	65	_	75	_	85	_	105	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	<sup>t</sup> CAC		25		25	_	25	_	30	ns	6, 8
Access Time from Column Address	†AVQV	<sup>t</sup> AA	-	35	_	40		45	_	55	ns	6, 9
RAS Pulse Width	t <sub>RELREH</sub>	†RAS	65	10 k	75	10 k	85	10 k	105	10 k	ns	
RAS Hold Time	<sup>†</sup> CELREH	tRSH	25		25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>RELCEH</sub>	tCSH	65	_	75	_	85	_	105	_	ns	
CAS Pulse Width	tCELCEH	t <sub>CAS</sub>	25	10 k	25	10 k	25	10 k	30	10 k	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	35	_	40	_	45		55		ns	


#### NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- 7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).


#### **TEST MODE - READ CYCLE**




#### **TEST MODE -- EARLY WRITE CYCLE**



#### **TEST MODE BLOCK DIAGRAM**



# ORDERING INFORMATION (Order by Full Part Number)




Full Part Numbers— MCM514101ANJ60 MCM514101ANJ60R2 MCM514101AZ60 MCM514101ANJ70 MCM514101ANJ70R2 MCM514101ANJ80 MCM514101ANJ80R2 MCM514101AZ80 MCM514101ANJ10 MCM514101ANJ10R2 MCM514101AZ10

MCM514101AJ60 MCM514101AJ60R2
MCM514101AJ70 MCM514101AJ70R2
MCM514101AJ80 MCM514101AJ80R2
MCM514101AJ10 MCM514101AJ10R2

#### PACKAGE DIMENSIONS

NJ PACKAGE 300 MIL SOJ CASE 822-03



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006)
PER SIDE.
4. DIM R TO BE DETERMINED AT DATUM -T-.
5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6,7,8,19,20, & 21
ARE NOT USED.
6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.


.....

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	7.50	7.74	0.295	0.305
С	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050	BSC
H	_	0.50		0.020
K	0.89	1.14	0.035	0.045
L	2.54	BSC	0.10	BSC
M	_0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

....

#### **PACKAGE DIMENSIONS**


#### J PACKAGE 350 MIL SOJ CASE 822A-01



1. DIMENSIONING AND TOLERANCING PER ANSI 1714.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006)
PER SIDE.
4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
5. DIM R TO BE DETERMINED AT DATUM —T—
6. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6.7.8, 19,20, & 21 ARE NOT USED.

	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	8.77	9.01	0,345	0.355
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.05	0 BSC
K	0.64		0.025	
L	2.54	BSC	0.10	D BSC
N	0.89	1.14	0.035	0.045
Р	9.66	9.90	0.380	0.390
R	7.88	8.25	0.310	0.325
S	0.77	1.01	0.030	0.040

#### Z PACKAGE ZIG-ZAG IN-LINE CASE 836-02



 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION H TO CENTER OF LEAD WHEN FORMED PARALLEL.
 DIMENSIONS A, B, AND S DO NOT INCLUDE MOLD PROTRUSION.
 MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25(0.010).
 836–01 OBSOLETE, NEW STANDARD 836–02.

	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	25.53	25.90	1.005	1.020
В	8.59	8.89	0.338	0.350
С	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27	BSC	0.050	BSC
Н	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
_ L	0.64	BSC	0.025	BSC
M	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.