

# MOTOROLA

## SEMICONDUCTOR

### TECHNICAL DATA

## Advance Information

### 4Mx1 CMOS Dynamic RAM


#### Nibble Mode

The MCM514101A is a 0.7 $\mu$  CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The fast nibble mode feature allows high-speed serial access of up to 4 bits of data.


The MCM514101A requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil and 350 mil J-lead small outline packages, and a 100 mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Nibble Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$  Only Refresh
- $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM514101A = 16 ms
- Fast Access Time ( $t_{\text{RAC}}$ ):
  - MCM514101A-60 = 60 ns (Max)
  - MCM514101A-70 = 70 ns (Max)
  - MCM514101A-80 = 80 ns (Max)
  - MCM514101A-10 = 100 ns (Max)
- Low Active Power Dissipation:
  - MCM514101A-60 = 660 mW (Max)
  - MCM514101A-70 = 550 mW (Max)
  - MCM514101A-80 = 468 mW (Max)
  - MCM514101A-10 = 413 mW (Max)
- Low Standby Power Dissipation:
  - MCM514101A = 11 mW (Max, TTL Levels)
  - MCM514101A = 5.5 mW (Max, CMOS Levels)


## MCM514101A



**NJ PACKAGE**  
300 MIL SOJ  
CASE 822



**J PACKAGE**  
350 MIL SOJ  
CASE 822A



**Z PACKAGE**  
PLASTIC  
ZIG-ZAG IN-LINE  
CASE 836

### PIN ASSIGNMENT

#### 100 MIL ZIP

A9	1	2	$\overline{\text{CAS}}$
Q	3	4	$\text{VSS}$
D	5	6	$\overline{\text{W}}$
$\overline{\text{RAS}}$	7	8	A10
NC	9	10	NC
A0	11	12	A1
A2	13	14	A3
$\text{VCC}$	15	16	A4
A5	17	18	A6
A7	19	20	A8

#### 300 AND 350 MIL SOJ

D	1	26	$\text{VSS}$
$\overline{\text{W}}$	2	25	Q
$\overline{\text{RAS}}$	3	24	$\overline{\text{CAS}}$
NC	4	23	NC
A10	5	22	A9
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
$\text{VCC}$	13	14	A4


#### PIN NAMES

A0-A10	Address Input
D	Data Input
Q	Data Output
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\text{VCC}$	Power Supply (+5 V)
$\text{VSS}$	Ground
NC	No Connection

This document contains information on a new product. Specifications and information herein are subject to change without notice.



## BLOCK DIAGRAM



### ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	-1 to +7	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	$V_{in}, V_{out}$	-1 to +7	V
Data Out Current	$I_{out}$	50	mA
Power Dissipation	$P_D$	700	mW
Operating Temperature Range	$T_A$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^\circ\text{C}$ , Unless Otherwise Noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	$V_{CC}$	4.5	5.0	5.5	V	1
	$V_{SS}$	0	0	0		
Logic High Voltage, All Inputs	$V_{IH}$	2.4	—	6.5	V	1
Logic Low Voltage, All Inputs	$V_{IL}$	-1.0	—	0.8	V	1

## DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Power Supply Current MCM514101A-60, $t_{RC} = 110 \text{ ns}$ MCM514101A-70, $t_{RC} = 130 \text{ ns}$ MCM514101A-80, $t_{RC} = 150 \text{ ns}$ MCM514101A-10, $t_{RC} = 180 \text{ ns}$	$I_{CC1}$	—	120 100 85 75	mA	2, 3
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	$I_{CC2}$	—	2.0	mA	
$V_{CC}$ Power Supply Current During $\overline{RAS}$ Only Refresh Cycles ( $\overline{CAS} = V_{IH}$ ) MCM514101A-60, $t_{RC} = 110 \text{ ns}$ MCM514101A-70, $t_{RC} = 130 \text{ ns}$ MCM514101A-80, $t_{RC} = 150 \text{ ns}$ MCM514101A-10, $t_{RC} = 180 \text{ ns}$	$I_{CC3}$	—	120 100 85 75	mA	2, 3
$V_{CC}$ Power Supply Current During Nibble Mode Cycle ( $\overline{RAS} = V_{IL}$ ) MCM514101A-60, $t_{NC} = 40 \text{ ns}$ MCM514101A-70, $t_{NC} = 40 \text{ ns}$ MCM514101A-80, $t_{NC} = 40 \text{ ns}$ MCM514101A-10, $t_{NC} = 45 \text{ ns}$	$I_{CC4}$	—	50 50 50 45	mA	2, 3
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ )	$I_{CC5}$	—	1.0	mA	
$V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle MCM514101A-60, $t_{RC} = 110 \text{ ns}$ MCM514101A-70, $t_{RC} = 130 \text{ ns}$ MCM514101A-80, $t_{RC} = 150 \text{ ns}$ MCM514101A-10, $t_{RC} = 180 \text{ ns}$	$I_{CC6}$	—	120 100 85 75	mA	2
Input Leakage Current ( $0 \text{ V} \leq V_{in} \leq 6.5 \text{ V}$ )	$I_{lkg(I)}$	-10	10	$\mu\text{A}$	
Output Leakage Current ( $\overline{CAS} = V_{IH}$ , $0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$ )	$I_{lkg(O)}$	-10	10	$\mu\text{A}$	
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )	$V_{OH}$	2.4	—	V	
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	V	

## CAPACITANCE ( $f = 1.0 \text{ MHz}$ , $T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A10, D $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$	$C_{in}$	5	pF	4
		7		
Output Capacitance ( $\overline{CAS} = V_{IH}$ to Disable Output) Q	$C_{out}$	7	pF	4

### NOTES:

1. All voltages referenced to  $V_{SS}$ .
2. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
3. Column address can be changed once or less while  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta t/\Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ±10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		514100A-60		514100A-70		514100A-80		514100A-10		Unit	Notes
	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	110	—	130	—	150	—	180	—	ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	135	—	155	—	175	—	210	—	ns	5
Nibble Mode Cycle Time	t <sub>CEHCEH</sub>	t <sub>NC</sub>	40	—	40	—	40	—	45	—	ns	
Nibble Mode Read-Write Cycle Time	t <sub>CELCEL</sub>	t <sub>NRWC</sub>	65	—	65	—	65	—	70	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	60	—	70	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	20	—	20	—	20	—	25	ns	6, 8
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	30	—	35	—	40	—	50	ns	6, 9
Nibble Mode Access Time	t <sub>CELQV</sub>	t <sub>NCAC</sub>	—	20	—	20	—	20	—	25	ns	6
$\overline{\text{CAS}}$ to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	40	—	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	60	10 k	70	10 k	80	10 k	100	10 k	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	20	—	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	60	—	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	20	10 k	20	10 k	20	10 k	25	10 k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	20	40	20	50	20	60	25	75	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	15	30	15	35	15	40	20	50	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	5	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	10	—	10	—	10	—	ns	
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	10	—	10	—	15	—	ns	

(continued)

### NOTES:

1. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200  $\mu$ s is required after power-up followed by 8  $\overline{\text{RAS}}$  cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
4. AC measurements t<sub>T</sub> = 5.0 ns.
5. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (−200  $\mu$ A, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
8. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
10. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

**READ, WRITE, AND READ-WRITE CYCLES** (Continued)

Parameters	Symbol		514101A-60		514101A-70		514101A-80		514101A-10		Unit	Notes
	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max		
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	15	—	15	—	15	—	20	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	—	35	—	40	—	50	—	ns	
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	0	—	0	—	ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>REHWX</sub>	t <sub>RRH</sub>	0	—	0	—	0	—	0	—	ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>CELWH</sub>	t <sub>WCH</sub>	10	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	20	—	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	20	—	20	—	20	—	25	—	ns	
Data in Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	0	—	0	—	ns	14
Data in Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	15	—	15	—	15	—	20	—	ns	14
Refresh Period	t <sub>RVRV</sub>	t <sub>RFSH</sub>	—	16	—	16	—	16	—	16	ms	
Write Command Setup Time	t <sub>WLCEL</sub>	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	t <sub>CELWL</sub>	t <sub>CWD</sub>	20	—	20	—	20	—	25	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	t <sub>RELWL</sub>	t <sub>RWD</sub>	60	—	70	—	80	—	100	—	ns	15
Column Address to Write Delay Time	t <sub>AVWL</sub>	t <sub>AWD</sub>	30	—	35	—	45	—	50	—	ns	15
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t <sub>RELCEL</sub>	t <sub>CSR</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t <sub>RELCEH</sub>	t <sub>CHR</sub>	15	—	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t <sub>REHCEL</sub>	t <sub>RPC</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	t <sub>CEHCEL</sub>	t <sub>CPT</sub>	30	—	40	—	40	—	50	—	ns	

(continued)


**NOTES:**

- Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- These two parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in read-write cycles.
- t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


**READ, WRITE, AND READ-WRITE CYCLES** (Continued)

Parameters	Symbol		514101A-60		514101A-70		514101A-80		514101A-10		Unit	Notes
	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max		
Nibble Mode Pulse Width	t <sub>CELCEH</sub>	t <sub>NCAS</sub>	20	—	20	—	20	—	25	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Precharge Time	t <sub>CEHCEL</sub>	t <sub>NCP</sub>	10	—	10	—	10	—	10	—	ns	
Nibble Mode $\overline{\text{RAS}}$ Hold Time	t <sub>CELREH</sub>	t <sub>NRSH</sub>	20	—	20	—	20	—	25	—	ns	
Nibble Mode $\overline{\text{CAS}}$ to Write Delay Time	t <sub>CELWL</sub>	t <sub>NCWD</sub>	20	—	20	—	20	—	25	—	ns	
Nibble Mode Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>WLREH</sub>	t <sub>NRWL</sub>	20	—	20	—	20	—	25	—	ns	
Nibble Mode Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>WLCEH</sub>	t <sub>NCWL</sub>	20	—	20	—	20	—	25	—	ns	
Write Command Setup Time (Test Mode)	t <sub>WLREL</sub>	t <sub>WTS</sub>	10	—	10	—	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	t <sub>RELWH</sub>	t <sub>WTH</sub>	10	—	10	—	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t <sub>WHREL</sub>	t <sub>WRP</sub>	10	—	10	—	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t <sub>RELWL</sub>	t <sub>WRH</sub>	10	—	10	—	10	—	10	—	ns	


## READ CYCLE




## EARLY WRITE CYCLE



## READ-WRITE CYCLE




## NIBBLE MODE READ CYCLE







### NIBBLE MODE EARLY WRITE CYCLE




### NIBBLE MODE READ-WRITE CYCLE




**RAS ONLY REFRESH CYCLE**  
( $\overline{W}$  and A10 are Don't Care)




**$\overline{CAS}$  BEFORE  $\overline{RAS}$  REFRESH CYCLE**  
(A0 to A10 are Don't Care)




### HIDDEN REFRESH CYCLE (READ)



### HIDDEN REFRESH CYCLE (EARLY WRITE)



### CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



## DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{\text{RAS}}$ ) and column address strobe ( $\overline{\text{CAS}}$ ), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device.  $\overline{\text{RAS}}$  active transition is followed by  $\overline{\text{CAS}}$  active transition (active =  $V_{\text{IL}}$ ,  $t_{\text{RCD}}$  minimum) for all read or write cycles. The delay between  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time ( $t_{\text{RAH}}$ ) specification is met (and defines  $t_{\text{RCD}}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the 4M RAM: **RAS only refresh cycle**, **CAS before RAS refresh cycle**, and **nibble mode**. All three are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, nibble mode read cycle, read-write cycle, and nibble mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write ( $\overline{\text{W}}$ ) input level must be high ( $V_{\text{IH}}$ ),  $t_{\text{RCS}}$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however,  $\overline{\text{CAS}}$  must be active before or at  $t_{\text{RCD}}$  maximum to guarantee valid data out (Q) at  $t_{\text{RAC}}$  (access time from  $\overline{\text{RAS}}$  active transition). If the  $t_{\text{RCD}}$  maximum is exceeded, read access time is determined by the  $\overline{\text{CAS}}$  clock active transition ( $t_{\text{CAC}}$ ).

The  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must remain active for a minimum time of  $t_{\text{RAS}}$  and  $t_{\text{CAS}}$  respectively, to complete the read cycle.  $\overline{\text{W}}$  must remain high throughout the cycle, and for time  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  after  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{\text{RAS}}$  transitions to inactive, it must remain inactive for a minimum time of

$t_{\text{RP}}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{\text{CAS}}$  clock is active. When the  $\overline{\text{CAS}}$  clock transitions to inactive, the output will switch to High Z (three-state).

## WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, nibble mode early write, and nibble mode read-write. Early and late write modes are discussed here, while nibble mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{\text{W}}$  to active ( $V_{\text{IL}}$ ). Early and late write modes are distinguished by the active transition of  $\overline{\text{W}}$ , with respect to  $\overline{\text{CAS}}$ . Minimum active time  $t_{\text{RAS}}$  and  $t_{\text{CAS}}$ , and precharge time  $t_{\text{RP}}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{\text{W}}$  active transition at minimum time  $t_{\text{WCS}}$  before  $\overline{\text{CAS}}$  active transition. Data in (D) is referenced to  $\overline{\text{CAS}}$  in an early write cycle.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must stay active for  $t_{\text{RWL}}$  and  $t_{\text{CWL}}$ , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{\text{W}}$  active transition precedes or coincides with  $\overline{\text{CAS}}$  active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when  $\overline{\text{W}}$  active transition is made after  $\overline{\text{CAS}}$  active transition.  $\overline{\text{W}}$  active transition could be delayed for almost 10 microseconds after  $\overline{\text{CAS}}$  active transition,  $(t_{\text{RCD}} + t_{\text{CWD}} + t_{\text{RWL}} + 2t_{\text{T}}) \leq t_{\text{RAS}}$ , if other timing minimums ( $t_{\text{RCD}}$ ,  $t_{\text{RWL}}$ , and  $t_{\text{T}}$ ) are maintained. D is referenced to  $\overline{\text{W}}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{\text{CAS}}$  active transition but Q may be indeterminate—see note 15 of ac operating conditions table.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must remain active for  $t_{\text{RWL}}$  and  $t_{\text{CWL}}$ , respectively, after  $\overline{\text{W}}$  active transition to complete the write cycle.

## READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{\text{W}}$  must remain high for  $t_{\text{CWD}}$  minimum after the  $\overline{\text{CAS}}$  active transition, to guarantee valid Q before writing the bit.

## NIBBLE MODE CYCLES

Nibble mode allows fast successive serial data operations at two, three, or four bits of the 4M dynamic RAM. Read access time in nibble mode ( $t_{\text{NCAC}}$ ) is considerably faster than the regular  $\overline{\text{RAS}}$  clock access time,  $t_{\text{RAC}}$ . Nibble mode operation consists of keeping  $\overline{\text{RAS}}$  active while toggling  $\overline{\text{CAS}}$  between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ . The address of the first nibble bit is latched by  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions. Each subsequent  $\overline{\text{CAS}}$  active transition increments the row and column addresses internally to access the next bit in binary fashion. After the fourth bit is accessed, the nibble pattern repeats itself (0,0) (0,1) (1,0) (1,1) (0,0) (0,1) (1,0) (1,1). . . . The A10 address determines the starting point of the 4-bit nibble, with row address A10 the least significant of the (column, row) ordered pair. External addresses are ignored after the first nibble bit is selected.

A nibble mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum of  $t_{\text{NCP}}$ , while  $\overline{\text{RAS}}$  remains low ( $V_{\text{IL}}$ ). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first nibble mode cycle ( $t_{\text{NC}}$  or  $t_{\text{NRWC}}$ ). Either a read, write, or read-write operation can be performed in a nibble mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive nibble mode cycles and performed in any order. The maximum number of consecutive nibble mode cycles is limited by  $t_{\text{RAS}}$ . Nibble mode operation ends when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following a  $\overline{\text{CAS}}$  inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM514101A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514101A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM514101A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh,  **$\overline{\text{RAS}}$ -only refresh**,  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh**, and **hidden refresh** are available on this device for greater system flexibility.

### $\overline{\text{RAS}}$ -Only Refresh

$\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high ( $V_{\text{IH}}$ ) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time  $t_{\text{WRP}}$  before and time  $t_{\text{WRH}}$  after  $\overline{\text{RAS}}$  active transition to prevent switching the device into a **test mode cycle**.

## Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for  $t_{\text{RP}}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).  $\overline{\text{W}}$  is subject to the same conditions with respect to  $\overline{\text{RAS}}$  active transition (to prevent test mode cycle) as in  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh.

## $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Test

The internal refresh counter of this device can be tested with a  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test cycle** timing diagram.

The test can be performed after a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test, read-write cycle**. Repeat this operation 1024 times.
3. Read the "1"s which were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test, read-write cycle**. Repeat this operation 1024 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

## TEST MODE

The internal organization of this device (512K×8) allows it to be tested as if it were a 512K×1 DRAM. Nineteen of the twenty two addresses are used when operating the device in test mode. Row address A10, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7)

in parallel. External data out is determined by the internal test mode logic of the device. See following truth table and test mode block diagram.

Test mode is enabled by performing a **test mode cycle** (see test mode timing diagram and parameter specifications table). Test mode is disabled by a **RAS only refresh** cycle or **CAS before RAS refresh** cycle. The test mode performs refresh with the internal refresh counter like a **CAS before RAS refresh**.

TEST MODE TRUTH TABLE

D	B0	B1	B2	B3	B4	B5	B6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
—	Any Other								0

## TEST MODE

### AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ±10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)


#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		514101A-60		514101A-70		514101A-80		514101A-10		Unit	Notes
	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	115	—	135	—	155	—	185	—	ns	5
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	65	—	75	—	85	—	105	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	25	—	25	—	25	—	30	ns	6, 8
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	35	—	40	—	45	—	55	ns	6, 9
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	65	10 k	75	10 k	85	10 k	105	10 k	ns	
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	25	—	25	—	25	—	30	—	ns	
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	65	—	75	—	85	—	105	—	ns	
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	25	10 k	25	10 k	25	10 k	30	10 k	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	35	—	40	—	45	—	55	—	ns	


#### NOTES:

1. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
4. AC measurements t<sub>T</sub> = 5.0 ns.
5. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
8. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).

## TEST MODE – READ CYCLE




## TEST MODE – EARLY WRITE CYCLE






## TEST MODE BLOCK DIAGRAM




# ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—	MCM514101ANJ60	MCM514101ANJ60R2	MCM514101AZ60
	MCM514101ANJ70	MCM514101ANJ70R2	MCM514101AZ70 ✓
	MCM514101ANJ80	MCM514101ANJ80R2	MCM514101AZ80
	MCM514101ANJ10	MCM514101ANJ10R2	MCM514101AZ10
	MCM514101AJ60	MCM514101AJ60R2	
	MCM514101AJ70	MCM514101AJ70R2	
	MCM514101AJ80	MCM514101AJ80R2	
	MCM514101AJ10	MCM514101AJ10R2	

## PACKAGE DIMENSIONS

### NJ PACKAGE 300 MIL SOJ CASE 822-03




1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006) PER SIDE.
4. DIM R TO BE DETERMINED AT DATUM -T-.
5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6,7,8,19,20, & 21 ARE NOT USED.
6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
B	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
H	—	0.50	—	0.020
K	0.89	1.14	0.035	0.045
L	2.54 BSC		0.100 BSC	
M	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

## PACKAGE DIMENSIONS


### J PACKAGE 350 MIL SOJ CASE 822A-01



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006) PER SIDE.
4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
5. DIM R TO BE DETERMINED AT DATUM -T-.
6. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6,7,8,19,20, & 21 ARE NOT USED.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
B	8.77	9.01	0.345	0.355
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.64	—	0.025	—
L	2.54 BSC		0.100 BSC	
N	0.89	1.14	0.035	0.045
P	9.66	9.90	0.380	0.390
R	7.88	8.25	0.310	0.325
S	0.77	1.01	0.030	0.040

### Z PACKAGE ZIG-ZAG IN-LINE CASE 836-02



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION H TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSIONS A, B, AND S DO NOT INCLUDE MOLD PROTRUSION.
5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25(0.010).
6. 836-01 OBSOLETE, NEW STANDARD 836-02.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	25.53	25.90	1.005	1.020
B	8.59	8.89	0.338	0.350
C	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27 BSC		0.050 BSC	
H	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
L	0.64 BSC		0.025 BSC	
M	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.