

2N4867 - 2N4869 / 2N4867A - 2N4869A

# N-Channel JFET Low Noise Amplifier



## 2N4867 - 2N4869 / 2N4867A - 2N4869A

T-27-25

### FEATURES


- Low Noise Voltage
- Low Leakage
- High Gain

### ABSOLUTE MAXIMUM RATINGS

( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Gate-Source or Gate-Drain Voltage	..... -40V
Gate Current	..... 50mA
Storage Temperature Range	..... $-65^\circ\text{C}$ to $+200^\circ\text{C}$
Operating Temperature Range	..... $-55^\circ\text{C}$ to $+200^\circ\text{C}$
Lead Temperature (Soldering, 10sec)	..... $+300^\circ\text{C}$
Power Dissipation	..... 300mW
Derate above $25^\circ\text{C}$	..... $1.7\text{mW}/^\circ\text{C}$

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### ORDERING INFORMATION

Part	Package	Temperature Range
2N4867	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
2N4867A	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
X2N4867	Sorted Chips in Carriers	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
2N4868	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
2N4868A	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
X2N4868	Sorted Chips in Carriers	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
2N4869	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
2N4869A	Hermetic TO-72	$-55^\circ\text{C}$ to $+200^\circ\text{C}$
X2N4869	Sorted Chips in Carriers	$-55^\circ\text{C}$ to $+200^\circ\text{C}$

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	2N4867		2N4868		2N4869		UNITS	TEST CONDITIONS
		2N4867A	2N4868A	2N4868A	2N4869A				
$I_{GSS}$	Gate Reverse Current	-0.25		-0.25		-0.25		nA	$V_{GS} = -30V, V_{DS} = 0$ $T_A = 150^\circ\text{C}$
		-0.25		-0.25		-0.25		$\mu\text{A}$	
$BV_{GSS}$	Gate-Source Breakdown Voltage	-40	-40	-40	-40			V	$I_G = -1\mu\text{A}, V_{DS} = 0$
$V_{GS(off)}$	Gate-Source Cutoff Voltage	-0.7	-2	-1	-3	-1.8	-5		$V_{DS} = 20V, I_D = 1\mu\text{A}$
$I_{DSS}$	Saturation Drain Current (Note 1)	0.4	1.2	1	3	2.5	7.5	mA	$V_{DS} = 20V, V_{GS} = 0$
$g_{fs}$	Common-Source Forward Transconductance (Note 1)	700	2000	1000	3000	1300	4000	$\mu\text{S}$	$V_{DS} = 20V, V_{GS} = 0$ $f = 1\text{kHz}$
$g_{os}$	Common-Source Output Conductance		1.5		4		10		
$C_{rss}$	Common-Source Reverse Transfer Capacitance (Note 2)		5		5		5	pF	$f = 1\text{MHz}$
$C_{iss}$	Common-Source Input Capacitance (Note 2)		25		25		25		$V_{DS} = 10V, V_{GS} = 0$ $f = 10\text{Hz}$ $f = 1\text{kHz}$ $f = 10\text{Hz}$ $f = 1\text{kHz}$
			20		20		20		
			10		10		10		
		A devices	10		10		10		
$e_n$	Short Circuit Equivalent Input Noise Voltage (Note 2)		5		5		5	nV V/Hz	$f = 1\text{kHz}$
NF	Spot Noise Figure (Note 2)		1		1		1	dB	$V_{DS} = 10V, V_{GS} = 0$ $R_{gen} = 20K, (2N4867 \text{ Series})$ $R_{gen} = 5K, (2N4867A \text{ Series})$ $f = 1\text{kHz}$

NOTES: 1. Pulse test duration = 2ms.  
2. For design reference only, not 100% tested.