

SPEED/PACKAGE AVAILABILITY


74 A.F

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			74			UNIT
			$C_L = 15pF$ $R_L = 400\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	
$t_{wq}(min)$				45	65	ns
t_{wq}						
			$C_{ext} = 1000pF$ $R_{ext} = 10k\Omega$			
			3.08	3.42	3.76	ns
$t_{w(in)}$			40			ns
R_{ext}	External timing resistance		(54) 5 (74) 5		25	k Ω
C_{ext}	External timing capacitance Wiring cap. at R_{ext}/C_{ext} terminal		No restriction			μf
					50	pF
			$C_{ext} = 0$ $R_{ext} = 5k\Omega$			
Propagation delay time						
t_{PLH}	Low-to-high	Either A		22	33	ns
t_{PHL}	High-to-low	Either A		30	40	
t_{PLH}	Low-to-high	Either B		19	28	
t_{PHL}	High-to-low	Either B		27	36	
t_{PLH}	Low-to-high	Clear		30	40	
t_{PHL}	High-to-low	Clear		18	27	

Load circuit and typical waveforms are shown at the front of section.
 $t_w = 0.32 R_T C_{ext} (1 + 0.7 \frac{R_T}{R_T})$

PIN CONFIGURATION



TRUTH TABLE

INPUTS				OUTPUTS	
A ₁	A ₂	B ₁	B ₂	Q	Q̄
H	H	X	X	L	H
X	X	L	X	L	H
X	X	X	L	L	H
L	X	H	H	L	H
L	X	↑	H	—	—
L	X	H	↑	—	—
X	L	H	H	L	H
X	L	↑	H	—	—
X	L	H	↑	—	—
H	↓	H	H	—	—
↓	↓	H	H	—	—
	H	H	H	—	—

NOTES:
 A. H = high level (steady state), L = low level (steady state),
 ↑ = transition from low to high level, ↓ = transition from high to low level, — = one high-level pulse, — = one low-level pulse, X = irrelevant (any input, including transitions).
 B. NC = no internal connection.
 C. To use the internal timing resistor of N74122 (10k Ω nominal), connect R_{int} to V_{CC} .
 D. An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext1} (positive).