

# DRAM Dual-In-Line Memory Module (DIMM)

## 8, 16, and 32 Megabyte

- JEDEC—Standard 168—Lead Dual—In—Line Memory Module (DIMM)
- Single 3.3 V Power Supply, LVTTTL—Compatible Input and Output
- Extended Data Out (EDO)
- RAS—Only Refresh, CAS Before RAS Refresh, Hidden Refresh
- 8MB/16MB: 1024 Cycle Refresh: 16 ms (Max)
- 32MB: 2048 Cycle Refresh: 32 ms (Max)
- Keys Prevent Accidental Insertion into 5 V Systems
- Serial Presence Detect (SPD) Provides Module Configuration Information

### PART NUMBERS (See Last Page of Data Sheet for Definitions)

Organization	60	70
1M x 64	MB641BT18TADG60	MB641BT18TADG70
2M x 64	MB642BT18TADG60	MB642BT18TADG70
4M x 64	MB644CT10TADG60	MB644CT10TADG70

### KEY TIMING PARAMETERS

Speed	t <sub>RC</sub> (ns)	t <sub>RAC</sub> (ns)	t <sub>CAC</sub> (ns)	t <sub>AA</sub> (ns)	t <sub>EPC</sub> (ns)
60	104	60	17	30	25
70	124	70	20	35	30


### ADDITIONAL PARAMETERS

Configuration	Speed	Active Power Dissipation (mW) (Max)	Standby Power Dissipation (mW) (Max)	
			TTL	CMOS
8MB	60	2,520	14.4	7.2
	70	2,088		
16MB	60	2,534	28.8	14.4
	70	2,102		
32MB	60	5,760	57.6	28.8
	70	5,184		

## 1, 2, 4M x 64


### 3.3 V, EDO, Unbuffered

1M x 64 (8MB), 2M x 64 (16MB)  
168—LEAD DIMM  
CASE 1115C—01



BACK NOT POPULATED ON 1M x 64 (8MB)

4M x 64 (32MB)  
168—LEAD DIMM  
CASE 1115D—01



**PIN ASSIGNMENTS**

Front Side								Back Side							
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	22	NC	43	VSS	64	VSS	85	VSS	106	NC	127	VSS	148	VSS
2	DQ0	23	VSS	44	G2	65	DQ21	86	DQ32	107	VSS	128	NC	149	DQ53
3	DQ1	24	NC	45	RAS2	66	DQ22	87	DQ33	108	NC	129	RAS3*	150	DQ54
4	DQ2	25	NC	46	CAS2	67	DQ23	88	DQ34	109	NC	130	CAS6	151	DQ55
5	DQ3	26	VCC	47	CAS3	68	VSS	89	DQ35	110	VCC	131	CAS7	152	VSS
6	VCC	27	WE0	48	WE2	69	DQ24	90	VCC	111	NC	132	NC	153	DQ56
7	DQ4	28	CAS0	49	VCC	70	DQ25	91	DQ36	112	CAS4	133	VCC	154	DQ57
8	DQ5	29	CAS1	50	NC	71	DQ26	92	DQ37	113	CAS5	134	NC	155	DQ58
9	DQ6	30	RAS0	51	NC	72	DQ27	93	DQ38	114	RAS1*	135	NC	156	DQ59
10	DQ7	31	G0	52	NC	73	VCC	94	DQ39	115	NC	136	NC	157	VCC
11	DQ8	32	VSS	53	NC	74	DQ28	95	DC40	116	VSS	137	NC	158	DQ60
12	VSS	33	A0	54	VSS	75	DQ29	96	VSS	117	A1	138	VSS	159	DQ61
13	DQ9	34	A2	55	DQ16	76	DQ30	97	DQ41	118	A3	139	DQ48	160	DQ62
14	DQ10	35	A4	56	DQ17	77	DQ31	98	DQ42	119	A5	140	DQ49	161	DQ63
15	DQ11	36	A6	57	DQ18	78	VSS	99	DQ43	120	A7	141	DQ50	162	VSS
16	DQ12	37	A8	58	DQ19	79	NC	100	DQ44	121	A9	142	DQ51	163	NC
17	DQ13	38	A10**	59	VCC	80	NC	101	DQ45	122	NC	143	VCC	164	NC
18	VCC	39	NC	60	DQ20	81	NC	102	VCC	123	NC	144	DQ52	165	SA0
19	DQ14	40	VCC	61	NC	82	SDA	103	DQ46	124	VCC	145	NC	166	SA1
20	DQ15	41	VCC	62	NC	83	SCL	104	DQ47	125	NC	146	NC	167	SA2
21	NC	42	NC	63	NC	84	VCC	105	NC	126	NC	147	NC	168	VCC




\* NC on the 8MB and 32MB.

\*\* NC on the 8MB and 16MB.




PIN NAMES	
A0 – A10 . . . . .	Address Inputs
CAS0 – CAS7 . . . . .	Column Address Strobe
WE0, WE2 . . . . .	Write Enable
SA0 – SA2 . . . . .	SPD Address
SDA . . . . .	SPD Data I/O
VSS . . . . .	Ground
DQ0 – DQ63 . . . . .	Data Input/Output
RAS0 – RAS3 . . . . .	Row Address Strobe
G0, G2 . . . . .	Output Enable
SCL . . . . .	SPD Clock
VCC . . . . .	Power
NC . . . . .	No Connection

All power supply and ground pins must be connected for proper operation of the device.


8MB BLOCK DIAGRAM



16MB BLOCK DIAGRAM




32MB BLOCK DIAGRAM



A0 - A10 → DRAMs

V<sub>CC</sub> → DRAMs, SPD  
 C1-C16 0.22  $\mu$ F (MIN)  
 V<sub>SS</sub> → DRAMs, SPD



**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	-0.3 to +4.6	V
Voltage Relative to $V_{SS}$ (For Any Pin Except $V_{CC}$ )	$V_{in}, V_{out}$	-0.3 to $V_{CC} + 0.3$	V
SPD Pins	$V_{in}, V_{out}$	-0.3 to 6.5	V
Data Output Current per DQ Pin	$I_{out}$	50	mA
Power Dissipation	$P_D$	3.2 6.4 14.4	W
Operating Temperature Range	$T_A$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $T_A = 0$  to  $70^\circ\text{C}$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (All Voltages Referenced to  $V_{SS}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	
Logic High Voltage, All Inputs	$V_{IH}$	2.2	—	$V_{CC} + 0.3^*$	V
Logic Low Voltage, All Inputs	$V_{IL}$	-0.3**	—	0.8	V
SPD Pins	$V_{IL}$	-0.3	—	$V_{CC} + 0.3$	V
SPD Pins	$V_{IH}$	$V_{CC} \times 0.7$	—	$V_{CC} + 0.5$	V
SPD ( $I_{VOL} = 2.1 \text{ mA}$ )	$V_{OL}$	—	—	0.4	V
Input Leakage Current ( $V_{SS} \leq V_{in} \leq V_{CC}$ )	$I_{lkg(I)}$	-160	—	160	$\mu\text{A}$
Output Leakage Current (CAS at Logic 1, $V_{SS} \leq V_{out} \leq V_{CC}$ )	$I_{lkg(O)}$	-20	—	20	$\mu\text{A}$
Output High Voltage ( $I_{OH} = -2 \text{ mA}$ )	$V_{OH}$	2.4	—	—	V
Output Low Voltage ( $I_{OL} = 2 \text{ mA}$ )	$V_{OL}$	—	—	0.4	V

\*  $V_{CC} + 1.2 \text{ V}$  at pulse widths  $\leq 20 \text{ ns}$ .

\*\* -1.2 V at pulse widths  $\leq 20 \text{ ns}$ .

**DC CHARACTERISTICS AND SUPPLY CURRENTS** (All Voltages Referenced to  $V_{SS}$ )

Characteristic	Symbol	8MB		16MB		32MB		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$V_{CC}$ Power Supply Current ( $t_{RC} = t_{RCMIN}$ )	60 70 $I_{CC1}$	— —	700 580	— —	704 584	— —	1600 1440	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) (RAS = CAS = $V_{IH}$ )	$I_{CC2}$	—	4	—	8	—	16	mA	
$V_{CC}$ Power Supply Current ( $t_{RC} = t_{RCMIN}$ ) During RAS-Only Refresh Cycles	60 70 $I_{CC3}$	— —	700 580	— —	704 584	— —	1600 1440	mA	1, 2
$V_{CC}$ Power Supply Current ( $t_{RC} = t_{RCMIN}$ ) During EDO Cycle	60 70 $I_{CC4}$	— —	440 400	— —	444 404	— —	1280 1200	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) (RAS = CAS = $V_{CC} - 0.2$ V)	$I_{CC5}$	—	2	—	4	—	8	mA	
$V_{CC}$ Power Supply Current ( $t_{RC} = t_{RCMIN}$ ) During CAS Before RAS Refresh Cycle	60 70 $I_{CC6}$	— —	700 580	— —	704 584	— —	1600 1440	mA	1

## NOTES:

- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Column address can be changed once or less while RAS =  $V_{IL}$  and CAS =  $V_{IH}$ .

**CAPACITANCE** ( $f = 1.0$  MHz,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3$  V, Periodically Sampled Rather Than 100% Tested)

Input Capacitance	Symbol	8MB Max	16MB Max	32MB Max	Unit
Addresses	$C_{in}$	30	50	90	pF
WE, G	$C_{in}$	24	38	66	pF
RAS	$C_{in}$	24	24	66	pF
CAS	$C_{in}$	17	24	24	pF
SPD	$C_{in}$	18	18	18	pF
DQ	$C_{out}$	17	24	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 3.3 V ± 0.3 V, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		60		70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	104	—	124	—	ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	135	—	157	—	ns	5
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	60	—	70	ns	6, 7, 8, 9
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	17	—	20	ns	6, 8, 10
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	30	—	35	ns	6, 9, 11
Access Time from Precharge CAS	t <sub>CEHQV</sub>	t <sub>CPA</sub>	—	35	—	40	ns	6
CAS to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	ns	
Output Buffer and Turn-Off Delay	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	15	0	15	ns	12, 13
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	1	50	1	50	ns	
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	40	—	50	—	ns	
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	60	10 k	70	10 k	ns	
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	10	—	12	—	ns	
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	40	—	50	—	ns	
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	10	10 k	12	10 k	ns	
RAS to CAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	14	43	14	50	ns	8
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	12	30	12	35	ns	9
CAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	ns	
CAS Precharge Time	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	12	—	ns	
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	ns	
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	10	—	12	—	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	—	35	—	ns	
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	ns	

## NOTES:

(continued)

- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed. If using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles, instead of 8 RAS only refresh cycles are required.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- The specification for t<sub>RC</sub> (min), t<sub>RWC</sub> (min), and t<sub>EPC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- Measured with a current load equivalent to 1 LVTTL (−2 mA, +2 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- t<sub>OFF</sub> (max), t<sub>TREZ</sub> (max), t<sub>TWEZ</sub> (max), and t<sub>TGZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- If RAS goes high before CAS goes high, the open circuit condition is controlled by CAS going high (t<sub>OFF</sub>). If CAS goes high before RAS goes high, the open circuit condition is controlled by RAS going high (t<sub>TREZ</sub>).

## ALL DEVICES: READ, WRITE, AND READ–WRITE CYCLES (continued)

Parameter	Symbol		60		70		Unit	Notes	
	Std	Alt	Min	Max	Min	Max			
Read Command Hold Time Referenced to CAS	t <sub>CEHWX</sub>	t <sub>RC</sub>	0	—	0	—	ns	14	
Read Command Hold Time Referenced to RAS	t <sub>REHWX</sub>	t <sub>RRH</sub>	0	—	0	—	ns	14	
Write Command Hold Time Referenced to CAS	t <sub>CELWH</sub>	t <sub>WCH</sub>	10	—	12	—	ns		
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	10	—	12	—	ns		
Write Command to RAS Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	10	—	12	—	ns		
Write Command to CAS Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	10	—	12	—	ns		
Data In Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	ns	15	
Data In Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	10	—	12	—	ns	15	
Refresh Period	8MB, 16MB 32MB	t <sub>RVRV</sub>	t <sub>RFSH</sub>	—	16 32	—	16 32	ms	
Write Command Setup Time	t <sub>WLCEL</sub>	t <sub>WCS</sub>	0	—	0	—	ns	16	
CAS to Write Delay	t <sub>CELWL</sub>	t <sub>CWD</sub>	36	—	39	—	ns	16	
RAS to Write Delay	t <sub>RELWL</sub>	t <sub>RWD</sub>	79	—	89	—	ns	16	
Column Address to Write Delay	t <sub>AVWL</sub>	t <sub>AWD</sub>	49	—	54	—	ns	16	
CAS Precharge to Write Delay	t <sub>CEHWL</sub>	t <sub>CPWD</sub>	54	—	59	—	ns	16	
CAS Setup Time for CAS Before RAS Refresh	t <sub>CELCEL</sub>	t <sub>CSR</sub>	5	—	5	—	ns		
CAS Hold Time for CAS Before RAS Refresh	t <sub>RELCEH</sub>	t <sub>CHR</sub>	10	—	15	—	ns		
RAS Precharge to CAS Active Time	t <sub>REHCEL</sub>	t <sub>RPC</sub>	5	—	5	—	ns		
CAS Precharge Time for CAS Before RAS Counter Test	t <sub>CEHCEL</sub>	t <sub>CPT</sub>	20	—	20	—	ns		
RAS Hold Time Referenced to G	t <sub>GLREH</sub>	t <sub>ROH</sub>	10	—	10	—	ns		
G Access Time	t <sub>GLQV</sub>	t <sub>GA</sub>	—	15	—	20	ns	6	
G to Data Delay	t <sub>GLHDX</sub>	t <sub>GD</sub>	15	—	15	—	ns		
Output Buffer Turn–Off Delay from G	t <sub>GHQZ</sub>	t <sub>GZ</sub>	0	15	0	15	ns	12	
G Command Hold Time	t <sub>WLGL</sub>	t <sub>GH</sub>	10	—	12	—	ns		
Output Disable Setup Time	t <sub>GHCEL</sub>	t <sub>GDS</sub>	0	—	0	—	ns		
RAS Hold Time from CAS Precharge (EDO)	t <sub>CEHREH</sub>	t <sub>RHCP</sub>	35	—	40	—	ns		
RAS Pulse Width (EDO)	t <sub>RELREH</sub>	t <sub>RASP</sub>	60	100 k	70	100 k	ns		
RAS to Next CAS Delay (EDO)	t <sub>RELCEL</sub>	t <sub>RNCD</sub>	60	—	70	—	ns		
EDO Cycle Time	t <sub>CELCEL</sub>	t <sub>EPC</sub>	25	—	30	—	ns		
EDO Read–Write Cycle Time	t <sub>CELCEL</sub>	t <sub>ERWC</sub>	68	—	75	—	ns		
Output Data Hold Time	t <sub>CELQZ</sub>	t <sub>COH</sub>	5	—	5	—	ns		
Output Buffer Turn–Off Delay from RAS	t <sub>REHQZ</sub>	t <sub>REZ</sub>	0	15	0	15	ns	12, 13	
Output Buffer Turn–Off Delay from WE	t <sub>WLQZ</sub>	t <sub>WEZ</sub>	0	15	0	15	ns	12	
WE to Data Delay	t <sub>WLDV</sub>	t <sub>WED</sub>	15	—	15	—	ns		
G to Pulse Width	t <sub>GLGH</sub>	t <sub>G</sub>	15	—	20	—	ns		
G Precharge Time	t <sub>GHGL</sub>	t <sub>GP</sub>	10	—	12	—	ns		
CAS to G Precharge Time	t <sub>CEHGL</sub>	t <sub>CPG</sub>	5	—	5	—	ns		

## NOTES:

- Either t<sub>RRH</sub> or t<sub>RC</sub> must be satisfied for a read cycle.
- These parameters are referenced to UCAS or LCAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.
- t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (extended data out), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

## SERIAL PRESENCE DETECT DATA

Field Description	Byte Number	Byte Value (Hex)	Byte Value Meaning	
<b>8MB</b>				
SPD Size	0	80	128 bytes	
Total SPD Memory Size	1	08	256 bytes	
Fundamental Memory Type	2	02	EDO	
Number of Rows	3	0A	10 rows	
Number of Columns	4	0A	10 columns	
Number of Banks	5	01	1 bank	
Module Data Width	6	40	64 bits wide	
Module Data Width (Continued)	7	00	None	
Supply Voltage	8	01	3.3 V (LVTTL)	
RAS Access Time	60/70	9	3C/46	60 ns/70 ns
CAS Access Time	60/70	10	11/14	17 ns/20 ns
Error Detection	11	00	None	
Refresh Rates	12	00	15.625 $\mu$ s	
Primary DRAM Organization	13	10	x16 DRAMs	

**16MB**


SPD Size	0	80	128 bytes	
Total SPD Memory Size	1	08	256 bytes	
Fundamental Memory Type	2	02	EDO	
Number of Rows	3	0A	10 rows	
Number of Columns	4	0A	10 columns	
Number of Banks	5	02	2 banks	
Module Data Width	6	40	64 bits wide	
Module Data Width (Continued)	7	00	None	
Supply Voltage	8	01	3.3 V (LVTTL)	
RAS Access Time	60/70	9	3C/46	60 ns/70 ns
CAS Access Time	60/70	10	11/14	17 ns/20 ns
Error Detection	11	00	None	
Refresh Rates	12	00	15.625 $\mu$ s	
Primary DRAM Organization	13	10	x16 DRAMs	

**32MB**


SPD Size	0	80	128 bytes	
Total SPD Memory Size	1	08	256 bytes	
Fundamental Memory Type	2	02	EDO	
Number of Rows	3	0B	11 rows	
Number of Columns	4	0B	11 columns	
Number of Banks	5	01	1 bank	
Module Data Width	6	40	64 bits wide	
Module Data Width (Continued)	7	00	None	
Supply Voltage	8	01	3.3 V (LVTTL)	
RAS Access Time	60/70	9	3C/46	60 ns/70 ns
CAS Access Time	60/70	10	11/14	17 ns/20 ns
Error Detection	11	00	None	
Refresh Rates	12	00	15.625 $\mu$ s	
Primary DRAM Organization	13	04	x4 DRAMs	




READ CYCLE (G CONTROLLED READ)




**WRITE CYCLE (EARLY WRITE)**



**WRITE CYCLE ( $\overline{\text{G}}$  CONTROLLED WRITE)**




READ-WRITE CYCLE







EXTENDED DATA OUT WRITE CYCLE (EARLY WRITE)




EXTENDED DATA OUT READ-WRITE CYCLE



EXTENDED DATA OUT READ-WRITE MIXED CYCLE




**RAS-ONLY REFRESH CYCLE**




NOTE:  $\overline{WE}$ ,  $\overline{G}$  = H or L.  
DQ = Open.

**CAS BEFORE RAS REFRESH CYCLE**




NOTE: Addresses =  $\overline{H}$  or L.  
8MB, 16MB: W = H or L.  
32MB: W must be as shown to avoid switching into component test mode.


**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**




**CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE**



**CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE**



CAS BEFORE RAS REFRESH COUNTER TEST READ-WRITE CYCLE



## DEVICE INITIALIZATION

On power-up, an initial pause of 200  $\mu$ s is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 ms for the 8MB and 16MB, 32 ms for the 32MB with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate address fields. For the 8MB and 16MB modules a total of 20 address bits, 10 rows and 10 columns, will decode one of the word locations in the device. For the 32MB module 22 address bits, 11 rows and 11 columns, decode one of the word locations in the device. RAS active transition is followed by CAS active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time ( $t_{RAH}$ ) specification is met (and defines  $t_{RCD}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: **RAS-only refresh cycle**, **CAS before RAS refresh cycle**, and **page mode**. All three are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, extended data out read cycle, read-write cycle, and extended data out read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high ( $V_{IH}$ ),  $t_{RCS}$  (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both CAS and output enable ( $\bar{G}$ ) control read access time: CAS must be active before or at  $t_{RCD}$  maximum and  $\bar{G}$  must be active  $t_{RAC}-t_{GA}$  (both minimum) after RAS active transition to guarantee valid data out (Q) at  $t_{RAC}$ . If the  $t_{RCD}$  maximum is exceeded and/or  $\bar{G}$  active transition does not occur in time, read access time is determined by either the CAS or  $\bar{G}$  clock active transition ( $t_{CAC}$  or  $t_{GA}$ ).

## WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, extended data out early write, and extended data out read-write. Early and late write modes are discussed here, while extended data out write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active ( $V_{IL}$ ). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$ , apply to write mode, as in the read mode.

An early write cycle is characterized by  $\bar{W}$  active transition at minimum time  $t_{WCS}$  before CAS active transition. Column address setup and hold times ( $t_{ASC}$ ,  $t_{CAH}$ ) and data in (D) setup and hold times ( $t_{DS}$ ,  $t_{DH}$ ) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

A late-write cycle (referred to as **G-controlled write**) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10  $\mu$ s after CAS active transition, ( $t_{RCD} + t_{CWD} + t_{RWL} + 2t_T$ )  $\leq t_{RAS}$ , if other timing minimums ( $t_{RCD}$ ,  $t_{RWL}$ , and  $t_T$ ) are maintained. D timing parameters are referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition. Outputs are switched off by  $\bar{G}$  inactive transition, which is required to write to the device. RAS and CAS must remain active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after W active transition to complete the write cycle. G devices must remain inactive for  $t_{GH}$  after W active transition to complete the write cycle.

## READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except W must remain high for  $t_{CWD}$  and/or  $t_{AWD}$  minimum, to guarantee valid Q before writing the bit.

## EDO MODE CYCLES

EDO mode allows fast successive data operations at all column locations on a selected row. Read access time in page mode ( $t_{CAC}$ ) is typically half the regular RAS clock access time,  $t_{RAC}$ . EDO mode operation consists of keeping RAS active while toggling CAS between  $V_{IH}$  and  $V_{IL}$ . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

An EDO mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum  $t_{CP}$ , while RAS remains low ( $V_{IL}$ ). The second CAS active transition while RAS is low initiates the first EDO mode cycle ( $t_{EPC}$  or  $t_{ERWC}$ ). Either a read, write, or read-write operation can be performed in an EDO mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive EDO mode cycles and performed in any order. The maximum number of consecutive EDO mode cycles is limited by  $t_{RASp}$ . EDO mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits require refresh every  $t_{\text{RF}}^{\text{SH}}$ .

This is accomplished by cycling through the row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6  $\mu\text{s}$ . Burst refresh, a refresh of all rows consecutively, must be performed every  $t_{\text{RF}}^{\text{SH}}$ .

A normal read, write, or read–write operation to the RAM will refresh all the bits associated with the particular row decodes. Three other methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

### RAS–Only Refresh

RAS–only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high ( $V_{\text{IH}}$ ) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time  $t_{\text{WRP}}$  before and time  $t_{\text{WRH}}$  after RAS active transition to prevent switching the device into a **test mode cycle**.




Figure 1. Hidden Refresh Cycle

## PRESENCE DETECT OPERATION

### LEXICON

This lexicon will describe some terms used in this serial interface description.

**MASTER:** The device that initiates the serial transmission is designated as master. In general, it is the device generating the clock. The SPD device can never function as a master.

**SLAVE:** The SPD device always operates as a slave.

### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle while RAS cycles inactive for  $t_{\text{RP}}$  and back to active starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).  $\overline{\text{W}}$  is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read–write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after completing one cycle for each column as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

1. Write 0s into all memory cells with normal write mode.
2. Select a column address, read 0 out and write 1 into the cell by performing the **CAS before RAS refresh counter test, read–write cycle**. Repeat this operation for every column.
3. Read the 1s that were written in step two in normal read mode.
4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the **CAS before RAS refresh counter test, read–write cycle**. Repeat this operation for every column.
5. Read 0s which were written in step four in normal read mode.
6. Repeat steps one through five using complement data.

**MSB:** The Most Significant Bit is the first bit transmitted and received.

**START CONDITION:** The start condition is defined as a 1 to 0 transition of SDA when SCL is high. The first byte of data following a start condition includes the chip address followed by the Read/Write bit. All devices connected on the same bus receive this data to check if they are addressed.

**STOP CONDITION:** The stop condition is defined as a 0 to 1 transition of SDA when SCL is high. In this circuit, the stop condition is never mandatory. An EEPROM programming can be initiated by the STOP or also by any following START condition.

A STOP after a serial read sequence will put the device in standby state.

**CHIP ADDRESS:** The first byte transmitted after a START contains the chip address followed by the Read/Write bit. The 7-bit chip address is formed of 4 fixed bits followed by 3 chip select bits.

Fixed bits are 1010 for this device. The three chip select bits must correspond to the three SA0 – SA2 inputs for proper chip selection.

**READ/WRITE BIT:** The eighth bit transmitted by the master after the 7-bit chip address will indicate the direction of transfer for the next bytes (until a new start or stop). If low, the following bytes are transmitted by the master. If high, the following bytes are transmitted by the SPD device.

**BYTE ADDRESS:** The first byte of data received by the memory after the chip address, will be latched in the byte address register and is used to select one of the 256 EEPROM bytes.

**ACKNOWLEDGE BIT:** This bit is sent by the selected receiver on the data line after a byte reception. Due to the

open drain structure, a valid acknowledge bit corresponds to a low level. While operating as a transmitter, sending a sequence of data bits, this device will check the acknowledge bit generated by the master. The absence of this bit will stop the transmission of data.

## PROTOCOL

At the protocol level, the transmission of data is defined in the form of sequences of Start (STA), Stop (STO) conditions, and bytes followed by acknowledge bits.

### Standby State

When no serial transmission and no programming are made, the SPD is in standby. A STOP condition following a read sequence or a write byte address sequence (without data write), will put the SPD in standby. A new START condition will wake up the SPD, to get the chip address. If the chip address is not valid, the SPD will return to standby.

The power consumption is minimum in standby.


### Write Sequence

The serial write to the memory includes a serial transmission of the byte address and the data to be written. When this is completed by a stop, the programming sequence is initiated.


During the write cycle, the SPD inputs and the SDA pin are disabled for the time ( $t_{WR}$ ) and the SPD will not respond to any requests from the master.

It is possible to program simultaneously up to eight bytes, provided the five most significant bits of their addresses are identical. The byte address is incremented after each new data byte shifted in.

#### WRITE ONE BYTE



#### WRITE UP TO EIGHT BYTES



STA: Start Condition  
STO: Stop Condition

R/W Bit: 1 = Read/0 = Write  
INC: Increment Byte Address

AS: Slave Acknowledge (SPD)  
AM: Master Acknowledge

Figure 2. SPD Write Protocol

**Read Sequence**


Reading data from the memory is made in two steps. First the byte address must be loaded in the byte address register. Then data can be read out of the memory. The first step is only required to define the byte address. If this address was predefined from a previous read, this step can be skipped.

The byte address is automatically incremented after each


data byte transmitted.

This is also valid after the last byte of a transmission. Therefore, the next read sequence without any byte address specified will transmit data of the next byte. A read sequence will transmit data bytes of successive addresses until the absence of the acknowledge bit from the master. In this case, the SDA output driver will switch off and the circuit will go to standby.


**READ ONE BYTE (INCREMENT WRITE BYTE ADDRESS)**



**READ ONE MORE BYTE (BYTE ADDRESS DEFINED)**




**READ MANY BYTES**



STA: Start Condition      R/W Bit: 1 = Read/0 = Write      AS: Slave Acknowledge (SPD)  
 STO: Stop Condition      INC: Increment Byte Address      AM: Master Acknowledge

**Figure 3. SPD Read Protocol**



**Figure 4. SPD Read Detail**




Figure 5. SPD Timings

## PRESENCE DETECT READ AND WRITE CYCLE

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	$F_{SCL}$		100	kHz
Noise Suppression Time Constant at SCL, SDA Inputs	$T_I$		100	ns
SCL Low to SDA Data Out Valid	$t_{AA}$	0.1	4.5	$\mu$ s
Time Bus Must be Free Before a New Transmission Can Start	$t_{BUF}$	4.7		$\mu$ s
Start Condition Hold Time	$t_{HD:STA}$	4.0		$\mu$ s
Clock Low Period	$t_{LOW}$	4.7		$\mu$ s
Clock High Period	$t_{HIGH}$	4.0		$\mu$ s
Start Condition Setup Time (for a Repeated Start Condition)	$t_{SU:STA}$	4.7		$\mu$ s
Data In Hold Time	$t_{HD:DAT}$	0		$\mu$ s
Data In Setup Time	$t_{SU:STA}$	250		ns
SDA and SCL Rise Time	$t_R$		1	$\mu$ s
SDA and SCL Fall Time	$t_F$		300	ns
Stop Condition Setup Time	$t_{SU:STO}$	4.7		$\mu$ s
Data Out Hold Time	$t_{DH}$	100		ns
Write Cycle Time — NM24Cxx	$t_{WR}^*$		10	ms

\* The write cycle time ( $t_{WR}$ ) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.

## Signal Levels






During a transmission, SDA line transitions must occur when SCL is low. A negative transition of SDA with SCL high is recognized as a START condition, the positive transition as a STOP condition.

The acknowledge bit is provided by the device receiving data. Therefore, during this time the data transmitter must leave the SDA line at high impedance.

This memory has an open drain SDA output, so an external pull-up resistor to  $V_{CC}$  should be included on the SDA line.

PACKAGE DIMENSIONS

1M x 64 (8MB), 2M x 64 (16MB)  
168-LEAD DIMM  
CASE 1115C-01








NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCH.
3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
4. DIMENSIONS C AND V DEFINE A DOUBLE-SIDED MODULE.
5. DIMENSION AB DEFINES OPTIONAL SINGLE-SIDED MODULE.
6. STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY.
7. R DIMENSION DEFINES SLOT END AND EDGE OF COMPONENT AREA.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	5.245	5.255	133.22	133.48
B	1.245	1.255	31.62	31.88
C	—	0.157	—	4.00
D	0.037	0.041	0.95	1.05
E	2.507 BSC		63.675 BSC	
F	0.250 BSC		6.35 BSC	
F1	0.125 BSC		3.18 BSC	
G	0.050 BSC		1.27 BSC	
H	—	0.010	—	0.25
J	0.046	0.054	1.17	1.37
K	0.100	—	2.54	—
L	5.014 BSC		127.35 BSC	
M	0.075	0.083	1.90	2.10
N	0.118	0.083	3.00	3.25
P	0.158	—	4.00	—
R	0.118	—	3.00	—
S	1.700 BSC		43.18 BSC	
V	0.158	—	4.00	—
W	0.114	0.122	2.90	3.10
AB	—	0.106	—	2.70
AC	0.118 BSC		3.00 BSC	
AD	0.700 BSC		17.78 BSC	
AF	0.154	0.161	3.90	4.10


4M x 64 (32MB)  
168-LEAD DIMM  
CASE 1115D-01




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCH.
  3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
  4. DIMENSIONS C AND V DEFINE A DOUBLE-SIDED MODULE.
  5. DIMENSION AB DEFINES OPTIONAL SINGLE-SIDED MODULE.
  6. STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY.
  7. R DIMENSION DEFINES SLOT END AND EDGE OF COMPONENT AREA.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	5.245	5.255	133.22	133.48
B	0.995	1.005	25.27	25.53
C	—	0.354	—	9.00
D	0.037	0.041	0.95	1.05
E	2.507 BSC	—	63.675 BSC	—
F	0.250 BSC	—	6.35 BSC	—
F1	0.125 BSC	—	3.175 BSC	—
G	0.050 BSC	—	1.27 BSC	—
H	—	0.010	—	0.25
J	0.046	0.054	1.17	1.37
K	0.100	—	2.54	—
L	5.014 BSC	—	127.35 BSC	—
M	0.075	0.083	1.90	2.10
N	0.118	0.128	3.00	3.25
P	0.158	—	4.00	—
R	0.118	—	3.00	—
S	1.700 BSC	—	43.18 BSC	—
V	0.158	—	4.00	—
W	0.114	0.122	2.90	3.10
AB	—	0.205	—	5.20
AC	0.118 BSC	—	3.00 BSC	—
AD	0.700 BSC	—	17.78 BSC	—
AF	0.154	0.161	3.90	4.10

**ORDERING INFORMATION**  
(Order by Full Part Number)



Full Part Numbers — MB641BT18TADG60  
 MB641BT18TADG70  
  
 MB642BT18TADG60  
 MB642BT18TADG70  
  
 MB644CT10TADG60  
 MB644CT10TADG70

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA / EUROPE / Locations Not Listed:** Motorola Literature Distribution;  
 P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

**MFAX:** RMFAX0@email.sps.mot.com — TOUCHTONE 602-244-6609  
**INTERNET:** http://Design-NET.com

**ASIA / PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

