
- Instruction Cycle Time:
  - 100 ns . . . 340X-40
  - 125 ns . . . 340X-32
- Fully Probrammable 32-Bit Processor for Low Cost X-Terminals and Other Embedded Applications
- 512-Megabyte (4-Gigabit) Linear Address Range (Bit Addressable)
- Second-Generation Graphics System Processor
  - Object Code Compatible With the TMS34010 and TMS34020
  - Enhanced Instruction Set
  - Optimized Graphics Instructions
  - Coprocessor Interface
- Pixel Processing, XY Addressing, and Window Checking Bullt into the Instruction Set
- Programmable 1-, 2-, 4-, 8-, 16-, or 32-Bit
   Pixel Size With 16 Boolean and 6 Arithmetic
   Pixel Processing Options (Raster-Ops)
- 512-Byte LRU On-Chip Instruction Cache
- Optimized DRAM/VRAM Interface
  - Page Mode for Burst Memory Operations up to 40 Megabytes per Second
  - Dynamic Bus Sizing (16-Bit and 32-Bit Transfers)
  - Byte-Oriented CAS Strobes
- Flexible Multi-Processor Interface



- Programmable CRT Control
  - Composite Sync Mode
  - Separate Sync Mode
  - Synchronization to External Sync
- Direct Support for Special Features of 1M and 4M VRAMs
  - Load Write Mask
  - Load Color Mask
  - Block Write
  - Write Using the Write Mask

## description

The TMS340X is a graphics processor designed for use in low cost x-terminals. The TMS340X and the Graphics System Processors (GSPs) are the second generation of an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed to expedite raster graphics operations, the TMS340X provides user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport video RAM). The 4-gigabit (512-megabyte) physical address space is addressable on bit boundaries using variable width data fields (1 to 32 bits). Additional graphics addressing modes support 1-, 2-, 4-, 8-, 16- and 32-bit wide pixels.

#### architecture

The TMS340X is a CMOS 32-bit processor with hardware support for graphics operations such as PixBlts (raster ops) and curve-drawing algorithms. Also included is a complete set of general-purpose instructions with addressing modes tuned to support high-level languages. In addition to its ability to address a large external memory range, the TMS340X contains 30 general-purpose 32-bit registers, a hardware stack pointer, and a 512-byte instruction cache. On-chip functions include 64 programmable I/O registers that control CRT timing, input/output control, and parameters required by some instructions. The TMS340X directly interfaces to

TMS340X is a trademark of Texas Instruments Incorporated.



# TMS340X™ X-WINDOWS PROCESSOR

SPVS008 - JUNE 1992

dynamic RAMs and video RAMs and generates raster control signals. The TMS340X also accommodates a multiprocessing or direct memory access (DMA) environment through the request/grant interface protocols. Virtual memory systems are supported through bus fault detection and instruction continuation.

The TMS340X provides single-cycle execution of general-purpose instructions and most common integer arithmetic and Boolean operations from its instruction cache. Additionally, the TMS340X incorporates a hardware barrel shifter that provides a single-state bidirectional shift and rotate function for 1 to 32 bits.

The local memory controller is designed to optimize memory access operations. It also supports pipeline memory write operations of variable-sized fields and allows memory access and instruction execution in parallel.

The TMS340X graphics processing hardware supports pixel and pixel-array processing capabilities for both monochrome and color systems at a variety of pixel sizes. The hardware incorporates two-operand and three-operand raster operations with Boolean and arithmetic operations, XY addressing, window clipping, window checking operations, 1 to n bits-per-pixel transforms, transparency, and plane masking. The architecture further supports operations on single pixels (PIXT instructions) or on two-dimensional arrays of arbitrary size (PixBlts).

The TMS340X's flexible graphics processing capabilities allow software-based graphics algorithms without sacrificing performance. These algorithms include clipping to arbitrary window size, custom incremental curve drawing, two-operand raster operations, and masked two-operand raster operations.

The TMS340X provides for extensions to the basic architecture through the coprocessor interface. Special instructions and cycle timings are included to enhance data flow to coprocessors without requiring the coprocessor to decode the instruction stream, generate system addresses, or move data for the coprocessor through the TMS340X.

# pin assignments - quad-flatpack package

PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	V <sub>SS</sub>	37	VSS	73	VSS	109	V <sub>SS</sub>
Ž	Vcc	38	HCS	74	Vcc	110	Vcc
3	CAS3	39	NC1	75 .	LAD0	111	LAD29
4	CAS2	40 ;	NC1	76	LAD16	112	LAD14
5	CAS1	41	NC1	77	LAD1	113	LAD30
- 6	CA\$0	42	NC1	78	LAD17	114	LAD15
7	Vcc	43	NC1	79	LAD2	115	LAD31
8	RAS	44	NC1	80	LAD18	116	SCLK
9	VSS	45 .	NC1	81	VSS	117	RCA12
10	Ro	46	NC1	82	LAD3	118	RCA11
11	R1	47	NC1	83	LAD19	119	RCA10
12	NC3	48	NC1 .	84	Vcc	120	RCA9
13	NC3	49	NC1	85	LAD4	121	RCA8
14	NC3	50	NC1	86	LAD20	122	RCA7
. 15	HINT	51	NC1	87	LAD5	123	RCA6
16	EMU3	52	NC1	88	LAD21	124	RCA5
17	LCLK1	53	NC1	89	LAD6	125	Vcc
18	LCLK2	54	٧ss	90	LAD22	126	V <sub>SS</sub>
19	EMU1	55	Vss	91	LAD7	127	RCA4
20	EMU0	56	NC1	92	LAD23	128	RCA3
21	EMU2	57	NC1	93	٧ss	129	RCA2
22	GI	58	NC1	94	VSS	130	RCA1
23	RESET	59	NC1	95	LAD8	131	RCA0
24	LINT2	60	NC1	96	LAD24	132	SF
25	LINT1	61	NC1	97	LAD9	133	TR/QE
26	CAMD	62	NC1	98	LAD25	134	VSYNC
27	BUSFLT	63	NC1	99	LAD10	135	HSYNC
28	SIZE16	64	NC1	100	LAD26	136	CBLNK/VBLNK
29	PGMD	65	NC1	101	LAD11	137	CSYNC/HBLNK
30	LRDY	66	NC1	102	LAD27	138	VSS
31	Vcc	67	NC1	103	vcc	139	VSS
32	VCC	68	NC1	104	LAD12	140	ALTCH
33	VCLK	69	NC1	105	LAD28	141	DDIN
34	CLKIN	70	NC1	106	VSS	142	DDOUT
35	NC2	71	NC1	107	LAD13	143	WE
36	NC2	72	٧ss	108	VSS	144	Vss

NC1

NC2

NC3

No connect pins that should be tied to V<sub>SS</sub>.

No connect pins that should be tied to V<sub>CC</sub>.

No connect pins that must not be connected to anything. (They must not be tied together.)

Host chip select. HCS no longer initiates Host cycles. HCS is still sampled during reset, as described on **HCS** page 2-14 of the TMS34020 User's Guide. In a uniprocessor X-terminal the HCS pin will normally be tied to V<sub>SS</sub> (self bootstrap mode).



# signal descriptions

		LOCAL MEMORY INTERFACE
NAME	I/O	DESCRIPTION
ALTCH	0	Address latch. The high-to-low transitions of ALTCH can be used to capture the address and status present of the LAD signals. A transparent latch (such as a 74ALS373) will maintain the current address and status as long as ALTCH remains low.
BUSFLT	1	Bus fault. External logic asserts BUSFLT high to the TMS340X to indicate that an error or fault has occurred on the current bus cycle. BUSFLT is also used with LRDY to generate externally requested bus cycle retries so that the entire
	· 3	memory address is presented again on the LAD pins. In emulation mode, BUSFLT is used for write protecting mapped memory (by disabling CAS outputs for the current cycle).
DDIN	0	Data bus direction in enable. This active-high output is used to drive the active-high output-enables on bidirectional transeivers (such as the 74ALS623). The transceivers buffer data input and output on the LAD0-LAD31 pins when the TMS340X is interfaced to several memories.
DDOUT	0	Data bus direction output-enable. This active-low signal drives the active-low output-enables on bidirectional transceivers (such as the 74ALS623). The transceivers buffer data input and output on the LAD0-LAD31 pins.
LAD0-LAD31	1/0	32-bit multiplexed local address/data bus. At the beginning of a memory cycle, the word address is output on LAD4-LAD31 and the cycle status is output on LAD0-LAD3. After the address is presented, LAD0-LAD31 are used for transferring data within the TMS340X system. LAD0 is the LSB and LAD31 is the MSB.
LRDY	ı	<b>Local ready.</b> External circuitry drives this signal low to inhibit the TMS340X from completing a local-memory cycle it has initiated. While LRDY remains low the TMS340X will wait, unless the TMS340X loses bus priority or is given an external RETRY request (through the BUSFLT signal). Wait states are generated in increments of one full LCLK1 cycle. LRDY can be driven low to extend local-memory read and write cycles, VRAM serial-data-register transfer cycles, and DRAM refresh cycles. During internal cycles, the TMS340X ignores LRDY.
PGMD	ł	Page mode. The memory decode logic asserts this signal low if the currently addressed memory supports burst (page mode) accesses. Burst accesses occur as a series of CAS cycles for a single RAS cycle to memory. LRDY is used with BUSFLT to describe the cycle termination status for a memory cycle.  PGMD is also used in emulation mode for mapping memory.
SIZE16	I	Bus size. The memory decode logic may pull this signal low if the currently addressed memory or port supports only 16-bit transfers. SIZE16 can also be used to determine which 16 bits of the data bus are used for a data transfer. In emulation mode, SIZE16 is used to select the size of mapped memory.
		DRAM and VRAM CONTROL
CAMD	1	Column-address mode. This input dynamically shifts the column address on the RCA0-RCA12 bus to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCA0–RCA12 signals.
CAS0-CAS3	0	4 column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCA0-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory.
RAS	0	Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCA0-RCA12 to memory.
RCA0-RCA12	0	13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address for DRAMs is present on RCA0-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCA0-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCM0 and RCM1 in the CONFIG register) and the state of CAMD during the access. RCA0 is the LSB and RCA12 is the MSB.
SF	0	<b>Special-function.</b> This is the special-function signal to 1M VRAMs which allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface.
TR/QE	0	<b>Transfer/output-enable.</b> This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, TR/QE functions as an active-low output-enable to gate from memory to LAD0-LAD31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed.
WE	0	Write-enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the TMS340X local interface. During a local-memory read cycle, WE remains inactive high while CAS is strobed active low. During a local-memory write cycle, WE is strobed active low before CAS is. During VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer.



# signal descriptions (continued)

		HOST INTERFACE										
NAME	VO	DESCRIPTION										
		SYSTEM CONTROL										
CLKIN	j	Clock input. This system input clock generates the LCLK1 and LCLK2 outputs, to which all processor functions in the TMS340X are synchronous. A separate asynchronous input clock (VCLK) controls the video timing and video registers.										
LCLK1, LCLK2	0	Local output clocks. These two clocks are 90 degrees out of phase with each other. They provide convenient synchronous control of external circuitry to the internal timing. All signals output from the TMS340X (except the CRT timing signals) are synchronous to these clocks.										
UNT1, UNT2	1	Local Interrupt requests. Interrupts from external devices are transmitted to the TMS340X on LiNT1 and LiNT2. Each local interrupt signal activates the request for one of two interrupt request levels. An external device generates an interrupt request by driving the appropriate interrupt request pin to its active-low state. The signal should remain low until the TMS340X recognizes it. These signals can be applied asynchronously to the TMS340X as they are synchronized internally before use.										
RESET	ı	System reset. During normal operation, RESET is driven low to reset the TMS340X. When RESET is asserted low, the TMS340X's internal registers are set to an initial known state and all output and bidirectional pins are driven either to inactive levels or to a high impedance state. The TMS340X's behavior following reset depends on the level of the HCS input just before the low-to-high transition of RESET. If HCS is low, the TMS340X begins executing the instructions pointed to by the reset vector. If HCS is high, the TMS340X is halted until a host processor writes a 0 to the HLT bit in the HSTCTLL register.										
		POWER										
v <sub>cc</sub> †	ī	Nominal 5-V power supply inputs. 5 pins on QFP; 9 pins on PGA.										
V <sub>SS</sub> †	ı	Electrical ground inputs. 9 pins on QFP; 17 pins on PGA.										
		EMULATION CONTROL										
EMU0-2 <sup>†</sup>		Emulation pins 0-2.										
EMU3	0	Emulation pin 3.										
		MULTIPROCESSOR INTERFACE										
NAME	VO	DESCRIPTION										
<u> </u>	Ī	Bus grant input. External bus artitration logic drives $\overline{GI}$ low to enable the TMS340X to gain access to the local-memory bus. The TMS340X must release the bus if $\overline{GI}$ is high so that another device can access the bus.										
R1, R0	0	Bue request and control. These two signals indicate a request for use of the bus in a multiprocessor system; they are decoded as shown below:										
		R1 R0 Bus Request Type 0 0 High-priority bus request 0 1 Bus cycle termination 1 0 Low-priority bus request 1 1 No bus request pending										
A high-priority bus request provides for VRAM serial-data-register transfer cycles (midline or blar refresh (when 12 or more refresh cycles are pending), or a host-initiated access. The external arbitration grant request as soon as possible by asserting GI low.												
		A low-priority bus request is used to provide for CPU-requested access and DRAM refresh (when less than 12 refresh cycles are pending).										
		Bus cycle termination status is provided so that the arbitration logic can determine that the device currently accessing the bus is completing an access and other devices may compete for the next bus cycle. A <i>no bus request pending</i> status is output when the currently active device does not require the bus on subsequent cycles.										


SPVS008 - JUNE 1992

# signal descriptions (concluded)

		LOCAL MEMORY INTERFACE
NAME	1/0	DESCRIPTION
		VIDEO INTERFACE
CBLNK / VBLNK	0	Composite blanking/vertical blanking. You can program this signal to select one of two blanking functions:
		Composite blanking for blanking the display during both horizontal and vertical retrace periods in composite-sync video mode.
	2	Vertical blanking for blanking the display during vertical retrace in separate-sync-video mode.
	•	Immediately following reset, this signal is configured as a CBLNK output.
CSYNC / HBLNK	1/0	Composite sync/horizontal blanking. You can program this signal to select one of two functions.
		Composite sync (either input or output as set by a control bit in the DPYCTL register) in composite-sync video mode:
		Input: Extracts HSYNC and VSYNC from externally generated horizontal sync pulses.
		Output: Generates active-low composite-sync pulses from either externally generated HSYNC and VSYNC signals or signals generated by the TMS340X's on-chip video timers.
		Horizontal blank (output only) for blanking the display during horizontal retrace in separate-sync-video mode.
		Immediately following reset, this signal is configured as a CSYNC input.
HSYNC .	1/0	Horizontal sync. HSYNC is the horizontal sync signal that controls external video circuitry. You can program this signal to be either an input or an output by modifying a control bit in the DPYCTL register.
•		As an output, HSYNC is the active-low horizontal sync signal generated by the TMS340X's on-chip video timers.
		As an <b>input</b> , HSYNC synchronizes the TMS340X video-control registers to externally generated horizontal sync pulses. The actual synchronization can be programmed to begin at any VCLK cycle; this allows for any external pipelining of signals.
		Immediately following reset, HSYNC is configured as an input.
SCLK	I	Serial data clock. This signal is the same as the signal that drives VRAM serial data registers. This allows the TMS340X to track the VRAM serial data register count, providing serial register transfer and midline reload cycles. (SCLK may be asynchronous to VCLK; however, it typically has a frequency that is a multiple of the VCLK frequency).
VCLK	ı	Video clock. This clock is derived from a multiple of the video system's dotclock and is used internally to drive the video timing logic.
VSYNC	1/0	Vertical sync. VSYNC is the vertical sync signal that controls external video circuitry. You can program this signal to be either an input or an output by modifying a control bit in the DPYCTL register.
		As an output, VSYNC is the active-low vertical sync signal generated by the TMS340X's on-chip video timers.
		As an <b>input</b> , VSYNC synchronizes the TMS340X video-control registers to externally generated vertical sync pulses. The actual synchronization can be programmed to begin at any horizontal line; this allows for any external pipelining of signals.
		Immediately following reset, VSYNC is configured as an input.



## functional block diagram



#### architecture (continued)

#### register files

Boolean, arithmetic, pixel-processing, byte, and field move instructions operate on data within the general-purpose register files. The TMS340X contains two register files of fifteen 32-bit registers and a system stack pointer (SP). The SP is addressed in both Register File A and Register File B as a sixteenth register. Transfers between registers and memory are facilitated via a complete set of field MOVE instructions with selectable field sizes.

The fifteen general-purpose registers in Register File A are used for high-level language support and assembly-language programming. The fifteen registers in Register File B are dedicated to special functions during PixBlts and other pixel operations but can be used as general-purpose registers at other times.

#### stack pointer (SP)

The stack pointer is a dedicated 32-bit internal register that points to the top of the system stack.

#### program counter (PC)

The TMS340X's 32-bit program counter register points to the next instruction-stream word to be fetched. Since instruction words are aligned to 16-bit boundaries, the four LSBs of the PC are always zero.

#### instruction cache

An on-chip cache contains 512 bytes of RAM and provides unimpeded access to instructions. The cache operates automatically and is transparent to software. The cache is divided into four 128-byte segments. Associated with each segment is a 22-bit segment start address register (SSA) to identify the addresses in



SPVS008 - JUNE 1992

memory corresponding to the current contents of the cache segment. Each cache segment is further partitioned into eight subsegments of four long-words (32-bits) each. Each subsegment has associated with it a present (P) flag to indicate whether the subsegment contains valid data.

The cache is loaded only when an instruction requested by the execution section of the TMS340X is not already contained within the cache. A least-recently-used (LRU) algorithm determines which of the four segments of the cache is overwritten with new data. For this purpose, an internal four-by-two LRU stack keeps track of cache usage. Although the cache is loaded so as to always fill a subsegment completely, not all eight subsegments within a segment are necessarily filled (this is dependent upon the instruction stream).

## status register

The status register (ST) is a special-purpose 32-bit register dedicated to status codes set by the results of implicit and explicit compare operations and parameters used to specify the length and behavior of fields 0 and 1.

In addition, during an interrupt, the IX bit in the ST placed on the stack provides indication that execution of an interruptable instruction (PIXBLT, FILL or LINE) was halted to service the interrupt.

The single step bit causes a TRAP to the single step vector (located at address FFFF FBE0h) after the execution of one instruction when the bit is set high. Normal program execution occurs when the bit is set low.

## fields, bytes, words, long-words, pixels, and pixel arrays

The TMS340X outputs a 28-bit address on LAD4-LAD31, which is valid at the falling edge of ALTCH. The most significant 27 bits (LAD5-LAD31) define a 32-bit long-word of physical memory; logically, however the TMS340X views memory data as fields addressable at the bit level. The least significant bit of the 28-bit address (LAD4) is used to select the odd or even word when accessing 16-bit memories (indicated by SIZE16 asserted low). Primitive data types supported by the TMS340X include bytes, words, long-words, pixels, two independent fields of 1 to 32 bits, and user-defined pixel arrays.

Words and long-words, respectively, refer to 16- and 32-bit values that are aligned on 32-bit boundaries.

The two independent fields are referenced as Field 0 and Field 1. The attributes of these fields (field size and sign extension within a register) are defined in the status register as FS0, FE0, FS1, and FE1. Fields 0 and 1 are specified independently to be signed or unsigned and from 1 to 32 bits in length. Bytes are special 8-bit cases of the field data type, while pixels are 1, 2, 4, 8, 16, or 32 bits in length. In general, fields (including bytes) may start and terminate on arbitrary bit boundaries; however, pixels must pack evenly into 32-bit long-words.

#### pixel operations

Pixel arrays are two-dimensional data types of user-defined width, length, pixel depth (number of bits per pixel), and pitch (distance between rows). A pixel or pixel array may be accessed by means of either its memory address or its XY coordinates. Transfers of individual pixels or pixel blocks are influenced by the pixel processing, transparency, window checking, plane masking, pixel masking, or corner adjustment operations selected. For further information, see the *TMS32020 User's Guide*, literature number SPVU019.

#### transparency

Transparency is a mechanism that allows surrounding pixels in an array to be specified as invisible. This is useful for ensuring that only the object and not the rectangle surrounding it are written to the display. The TMS340X provides four transparency modes:

- No transparency
- Transparency on result equal zero
- Transparency on source equal COLOR0
- Transparency on destination equal COLOR0
- Refer to the TMS34020 User's Guide for more information.



SPVS008 - JUNE 1992

#### I/O registers

The TMS340X contains an on-chip block of sixty-four 16-bit locations (mapped into the TMS340X's memory address space) that are used for I/O control registers. Eight of these are used by the host interface logic and are not available to the user. Forty-seven I/O registers control parameters necessary to configure the operation and report status of the following interfaces:

- host interface
- local memory
- video timing
- screen refresh
- external interrupts
- internal interrupts

#### memory interface control registers

Some of the I/O registers are used to control various local memory interface functions, including:

- Frequency of DRAM refresh cycles
- Masking (read/write protection) of individual color planes
- DRAM row/column addressing configuration
- Accessing mode (big endian/little endian)
- Bus fault and retry recovery

### video timing and screen refresh

Twenty-eight I/O registers are dedicated to video timing and screen refresh functions. The TMS340X may be configured to drive composite sync or separate sync displays.

In composite mode, the TMS340X can be set to extract VSYNC and HSYNC from an external CSYNC, or it can be used to generate CSYNC from separate VSYNC and HSYNC inputs. Internally, the TMS340X can be set to preset the horizontal and vertical counts on receipt of an external sync signal. This allows compensation for any combination of internal and external delays that occur in the video synchronization process. The HCOUNT register is loaded from SETHCNT by an external HSYNC, VCOUNT is loaded from SETVCNT on an external VSYNC, and an external CSYNC loads both HCOUNT and VCOUNT from SETHCNT and SETVCNT, respectively.

The TMS340X directly supports multiport video RAMs (VRAMs) by generating the serial data register transfer cycles necessary to refresh the display. The memory locations from which the display information is taken, as well as the number of horizontal scan lines displayed between serial data register transfer cycles, are programmable.

The TMS340X supports various display resolutions and either interlaced or noninterlaced video. The TMS340X can optionally be programmed to synchronize to externally generated sync signals so that images created by the TMS340X may be superimposed upon images created externally. The external sync mode may also be used to synchronize the video signals generated by two or more TMS340Xs in a multiple-TMS340X graphics system.

## **CPU control registers**

Five of the I/O registers (CONVDP, CONVMP, CONVSP, CONTROL, and PSIZE) provide CPU control to configure the TMS340X for operation with specific characteristics. These characteristics include pitches for pixel transfers, window checking mode, Boolean or arithmetic pixel processing operation, transparency mode, PixBlt direction control, and pixel size.



# TMS340X™ X-WINDOWS PROCESSOR

SPVS008 - JUNE 1992

## interrupt interface registers

Two dedicated I/O registers (INTENB and INTPEND) monitor and mask interrupt requests to the TMS340X, including two externally generated interrupts and three internally generated interrupts. An internal interrupt request can be generated on one of the following conditions.

- Window violation: an attempt has been made to write a pixel to a location inside or outside a specified window boundary
- Host interrupt: the host processor has set the interrupt request bit in the host control register.
- Display interrupt: a specified horizontal line in the frame has been displayed on the screen.
- Bus fault
- Single-step emulator

A non-maskable interrupt occurs when the host processor sets a control bit in the host interface register (NMI in HSTCTLH). The host-initiated interrupt is associated with a mode bit (NMIM in HSTCTLH) that enables and disables saving of the processor state on the stack when the interrupt occurs. This is useful if the host wishes to use the host interrupt before releasing the TMS340X to execute instructions (i.e., before the stack pointer is initialized). The TMS340X reset function is controlled by a dedicated pin.

## memory controller/local memory interface

The memory controller manages the TMS340X's interface to the local memory and automatically performs the bit alignment and masking necessary to access data located at arbitrary bit boundaries within memory. The memory controller operates autonomously with respect to the CPU. It has a write queue one field (1 to 32 bits) deep that permits it to complete the memory cycles necessary to insert a field into memory without delaying the execution of subsequent instructions. Only when a second memory operation is required before completion of the first operation is the TMS340X forced to defer execution of the subsequent instruction.

The TMS340X directly interfaces to standard dynamic RAMs and, in particular, to standard video RAMs such as the TMS44C251 Multiport VRAMs. The TMS340X memory interface consists of the Local Address/Data bus (LAD), the DRAM Row/Column Address (RCA) bus, and associated control signals. The currently selected Word Address (28 bits) and Status (4 bits) are multiplexed with data on the LAD bus. The RCA bus allows direct connection to address/address multiplexed DRAMs from 64K to 16M. Refresh for DRAMs is supported by CAS-before-RAS refresh cycles.






Figure 1. Memory Map

#### reset

Reset puts the TMS340X into a known initial state. This state is entered when the input signal at the RESET pin is asserted low. While RESET remains asserted, all outputs are in a known state, no DRAM refresh cycles take place, and no screen refresh cycles are performed.

At the time the TMS340X fetches the level-0 vector address (the reset vector), the least significant four bits (bit address part) are used to load configuration data that establishes the initial condition of the *big endian/little endian* mode and the current RCA bus configuration bits in the CONFIG register as described in the I/O register section.

Unlike other interrupts and software traps, reset does not save the previous ST or PC values (this can also occur on host-initiated non-maskable interrupts if the NMIM bit in HSTCTLH is set to a 1), since the value of the stack pointer just before a reset is generally not valid, and saving these values on the stack could contaminate valid memory locations. A TRAP 0 instruction, which uses the same vector address as reset, similarly does not save the ST or PC values.



# TMS340X™ X-WINDOWS PROCESSOR

SPVS008 - JUNE 1992

#### asserting reset

A reset is initiated by asserting the RESET input pin to its active-low level. To reset the TMS340X at power up, RESET must remain active low for a minimum of 40 local clock periods (LCLK1 and LCLK2) after power levels have become stable. At times other than power up, the TMS340X may be reset by holding RESET low for a minimum of 4 local clock periods; the GSP will enter an internal reset state for 34 local clock cycles. While in the internal reset state and RESET is high, memory refresh cycles occur.

### reset and multiprocessor synchronization

The synchronization of multiple TMS340Xs sharing a local memory is done using the RESET input. In systems where the Multiprocessor Interface is used to control the access to a common memory, the processors must be synchronized. Synchronization is achieved by taking RESET high within a specific interval relative to CLKIN. This may be done by using CLKIN to clock the RESET as received by the TMS340Xs. All TMS340Xs to be synchronized should use the same CLKIN and RESET inputs. All of the local memory and bus control signals should be connected in parallel (without buffers) between the processors. After power up, the processors are not necessarily synchronized with respect to the particular quarter cycle in progress. The rising edge of RESET is used to set the TMS340X to a particular quarter cycle by adding Q1 cycles. All TMS340Xs in a multiprocessor environment operate on the same quarter cycle within 10 quarter cycles after the rising edge of RESET.

#### reset and DRAM/VRAM initialization

The TMS340X drives its RAS signal inactive high as long as RESET remains low. The specifications for certain DRAM and VRAM devices require that the RAS signal be driven inactive-high for 1 ms after power is stable to provide the proper conditions for the DRAMs. Typically, eight RAS cycles are also required to initialize the DRAMs for proper operation. In general, holding RESET low for *t* microseconds ensures that RAS remains high initially for *t*–(10tQ) microseconds. The TMS340X memory controller automatically inserts the required eight RAS cycles after all resets (after power up or after the internal reset state) by issuing CAS-before-RAS refresh cycles before it allows the CPU access to memory. A host must delay requests to memory until the initialization cycles have had sufficient time to complete. Immediately following reset, the TMS340X is set to perform a refresh sequence every eight cycles.

At times other than power up, to maintain the memory in DRAMs and do a reset, the RESET pulse must not exceed the maximum refresh interval of the DRAMs minus the time for the TMS340X to refresh the memories. On reset, the TMS340X is set to do a refresh cycle every eight local clock periods. A 32 MHz (CLKIN) system with one (refresh) bank of D/VRAM would be completely refreshed in one-sixteenth of the total memory refresh interval. The reset pulse then should not exceed about fifteen-sixteenths of the total refresh interval required by the DRAMs to maintain memory integrity.

If the RESET signal remains low longer than the maximum refresh interval specified for the memory, the previous contents of the local memory may not be valid after the reset.



#### initial state following reset

While the RESET pin is asserted low (or while in the internal reset state), the TMS340X's output and bidirectional pins are forced to the states below.

OUTPUTS DRIVEN HIGH	UTS DRIVEN HIGH OUTPUTS DRIVEN LOW							
RAS	<u></u> _	VSYNC						
CASp-CAS3	CBLNK/VBLNK	HSYNC						
WE	DDIN	CSYNC/HBLNK						
TR/QE		LAD0-LAD31						
DDOUT								
ALTCH *								
Ro .								
R1								
EMU3								
RCA0-RCA12								
SF	•							

NOTE: If GI is high, then all GI-controlled pins will be high-impedance. The GI-controlled pins are RAS, CASO-CAS3, WE, TR/QE, DDOUT, DDIN, ALTCH, HOE, HDST, RCA0-RCA12, LAD0-LAD31, and SF.

Immediately following reset, all I/O registers are cleared (set to 0000), with the exception of the HLT bit in the HSTCTLH register. The HLT bit is set to 0.

Just prior to the execution of the first instruction in the reset routine, the TMS340X's internal registers are in the following states:

- General-purpose register files A and B are uninitialized.
- The ST is set to 0000 0010h.
- The PC contains the most-significant 28 bits of the vector fetched from memory address FFFF FFE0h (the least significant four bits of the PC are set to zero).
- The BEN bit in the I/O register CONFIG is set to the least significant bit read from the vector fetched from memory address FFFF FFE0h.
- The CBP, RCM0, and RCM1 bits in the I/O register CONFIG are set to the corresponding bits read from the vector fetched from memory address FFFF FFE0h. The Configuration Byte Protect bit (CBP) may be set high to prevent further modification of the lower eight bits of the I/O register CONFIG.

The state of the instruction cache at this time is as follows:

- The SSA (segment start address) registers are uninitialized.
- The LRU (Least Recently Used) stack is set to the initial sequence 0, 1, 2, 3, where 0 occupies the most-recently-used position and 3 occupies the least-recently-used position.
- All P (Present) flags are cleared to 0s.




SPVS008 - JUNE 1992

### local memory and DRAM/VRAM interface

The TMS340X local memory interface consists of an address/data multiplexed bus on which address and data are transmitted. The associated control signals support memory widths of 16 or 32 bits, burst (page-mode) accesses, local memory wait states, and optional external data bus buffers. The TMS340X DRAM/VRAM interface consists of an address/address multiplexed bus and the control signals to interface directly to both DRAMs and VRAMs. The local memory interface and the DRAM/VRAM interface are interrelated and therefore considered together for this description. At the beginning of a typical memory cycle, the address and status of the current cycle are output on the LAD bus while the ROW address is output on the Row/Column Address (RCA) bus. ALTCH and RAS are used to latch the address/status and ROW address, respectively, on these two buses. The LAD bus is then used to transfer data to or from the memory while the RCA bus is set to the column address for the memory. (NOTE: LAD31 is the most significant bit of the address or data).

#### LAD DURING THE ADDRESS CYCLE



ADDRESS — Memory address (select for 128M 32-bit long-words)

W = 0 — Access to lower 16-bit word (even-addressed word or 32-bit boundary)

W=-1 — Access to upper 16-bit word (odd-addressed word)

STS — Bus cycle status code

The address output on the Row/Column Address (RCA) lines is determined by the Row/Column Mode bits (RCM0 and RCM1 in the I/O registers CONFIG) and the state of the Column Address Mode pin (CAMD) during each memory cycle. The CAMD signal is sampled on the internal Q4 clock phase, which allows CAMD to be generated by static logic wired to the Local Address/Data (LAD) bus.

	BASIC MEMORY ROW/COLUMN ACCESS MODES													
RCM1	RCM	VRAM MODE	ADDRS	BANKS	CAMD SUPPORT MATRICES									
0	0	64K × N	8	16	64K × 16, 64K × 32, 256K × 16, 256K × 32, 1M × 16, 1M × 32									
0	1	256K × N	9	8	2564K × 16, 256K × 32, 1M × 16, 1M × 32, 4M × 32									
1	0	1M × N	10	4	1M × 16, 1M × 32, 4M × 16, 4M × 32									
1	1	4M × N	11	2	4M × 16, 4M × 32, 16M × 32									

VRAM Mode = basic size of VRAM addressing supported with CAMD = 0.

Addrs = number of RCA signals required to provide row/column addressing.

Banks = number of possible interleaved 32-bit wide memory spaces.


CAMD Support = possible sizes and configurations of DRAMs that may be supported within the basic VRAM mode.



#### **MECHANICAL DATA**

## PCM144 JEDEC metric plastic quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting and leads are spaced on 0,65 mm centers with an 0,80 mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Maximum deviation from coplanarity is 0,1 mm.



B. All dimensions and notes for JEDEC outline MO-xxxx apply.

SPVS008 - JUNE 1992

#### status codes

Status codes are output on LAD0-LAD3 at the time of the falling edge of ALTCH and may be used to determine the type of cycle that is being initiated. The following table lists the codes and their respective meanings.

CODE	STATUS	TYPE
0000	Coprocessor Code	
0001	Emulator Operation	Other
0010	Host Cycle	(00XX)
0011	DRAM Refresh	
0100	Video-generated DRAM Serial Register Transfer	
0101	CPU-generated VRAM Serial Register Transfer	VRAM
0110	Write Mask Load	(01XX)
0111	Color Latch Load	
1000	Data Access	
1001	Cache Fill	1
1010	Instruction Fetch	
1011	Interrupt Vector Fetch	CPU
1100	Bus Locked Operation	(1XXX)
- 1101	Pixel Operation	
1110	Block Write	
1111	- Reserved	

### dynamic bus sizing

The TMS340X supports dynamic bus sizing between 16 and 32 bits on any local memory access. Any port/memory that is only 16 bits wide must assert  $\overline{SIZE16}$  low during Q1 (to be valid at the start of Q2) of the bus cycle accessing the even memory word (LAD4 = 0) corresponding to its address. The TMS340X then performs another memory access to the next 16-bit (odd) word in memory. The TMS340X samples the  $\overline{SIZE16}$  pin at the start of Q2 in the second cycle (access to odd word address) to determine to which half of the LAD bus the port or memory is aligned. If the port is on LAD0-LAD15, the  $\overline{SIZE16}$  input should be low during the second cycle access (odd word); otherwise, if the port is on LAD16-LAD31, the  $\overline{SIZE16}$  input must be high at this time. The TMS340X always performs two memory cycles to access the 16-bit wide memories, even when attempting only a 16-bit transfer.

The TMS340X outputs the four CAS strobes and LAD bus initially aligned for a 32-bit bus. If the memory is 16 bits wide, the two most significant CAS strobes are swapped with the two least significant strobes when it accesses the second word, and the halves of the LAD bus are also swapped; therefore, 16-bit memories need to respond only to the two CAS strobes corresponding to the upper or lower 16 bits of the LAD bus to which they are connected.

Note that devices connected to LAD0-LAD15 transfer the least significant word during the first cycle and the most significant word during the second cycle. Data accesses on LAD16-LAD31 transfers the most significant word first, then the least significant word.

The second memory cycle forced by the SIZE16 pin is performed as a page mode access if PGMD was low during the first access. A read-write cycle to 16-bit page-mode memory requires five bus cycles that occur as address, read0, read1, write0, write1. If a 16-bit transfer is interrupted due to a bus fault, the restart causes the entire access to be restarted.

For memory that supports page mode accesses (PGMD low), SIZE16 is sampled during each access to memory. If SIZE16 is high on the even word access, then a 32-bit transfer occurs over LAD0-LAD31. If SIZE16 is low on the even word access (16-bit wide memory), then it is sampled again on the odd word access to determine to which half of the LAD bus the memory is connected (low for connection to LAD0-LAD15 or high for connection to LAD16-LAD31).



SPVS008 - JUNE 1992

#### special 1M VRAM cycles

The TMS340X provides control for special function VRAM cycles that are available in the 1M devices. These cycles are obtained by the appropriate timing control of the SF, CAS, TR/QE, and WE pins of the VRAMs at the falling edge of RAS. The cycles include:

- Load Write Mask
- Load Color Mask
- Block Write (no mask)
- Block Write (current mask)
- Write Using Mask
- Alternate Write Transfer

In addition, other special modes may be implemented by using external logic.

#### multiprocessor arbitration

The multiprocessor interface allows multiple processors to operate in a system sharing the same local memory. The use of the Grant In (GI) and the Priority Request signals (RO and R1) allows a flexible method of passing control from one processor to another. The control scheme allows local memory cycles to occur back-to-back, even when passing control from one TMS340X to another. Synchronization of multiple TMS340Xs in a system occurs at reset with the rising edge of RESET meeting the setup and hold requirements to CLKIN, so all TMS340Xs are certain to respond to the RESET during the same quarter cycle. RESET is not required to be synchronous to CLKIN, except to allow synchronization of multiple TMS340Xs in a system.

The  $\overline{\text{GI}}$  priority for multiprocessing environments is determined by arbitration logic external to the TMS340X. If  $\overline{\text{GI}}$  goes inactive (high), the TMS340X releases the bus on the next available cycle boundary. If the cycle in progress has not successfully completed, the TMS340X restarts the cycle upon regaining control of the bus. Normally, if the TMS340X asserts both  $\overline{\text{R0}}$  and  $\overline{\text{R1}}$  low, it should be given the control of the bus by the arbitrator.

#### coprocessor interface

Support for coprocessors is provided through special instructions and bus cycles that allow communication with the coprocessor. A coprocessor may be register-based, depending on the TMS340X to do all address calculations, or it may operate as its own bus controller, using the multiprocessor arbitration scheme. Five basic cycles are provided for direct communication and control of coprocessors.

- 1. TMS340X to coprocessor
- Coprocessor to TMS340X
- 3. Move memory to coprocessor
- 4. Move coprocessor to memory
- 5. Coprocessor internal command

The first four of these cycles provide for command of the coprocessor in addition to the movement of parameters to and from the coprocessor. In this manner, parameters may be sent to the coprocessor and operated upon without an explicit coprocessor command cycle.



#### Instruction set

The TMS340X instruction set may be divided into five categories:

- 1. Graphics instructions
- 2. Coprocessor instructions
- 3. Move instructions
- 4. General-purpose instructions
- 5. Program control and context switching

Specialized *graphics instructions* manipulate pixel data that is accessed via memory addresses or XY coordinates. These instructions include graphics operations, such as array and raster ops, pixel processing, windowing, plane masking, pixel masking, and transparency. *Coprocessor* instructions allow for the control and data flow to and from coprocessors that reside in the system. *Move* instructions comprehend the bit addressing and field operations, which manipulate fields of data using linear addressing for transfer to and from memory and the register file. *General-purpose* instructions provide a complete set of arithmetic and Boolean operations on the register file, as well as general program control and data processing. Program control and context switching allows the user to control flow and to save and restore information using instructions with both register-direct and absolute operands.

#### clock stretch

The TMS340XA supports a clock stretching mechanism, which is described in outline below.


With advances in semiconductor manufacturing, new versions of the TMS340X can be made, each supporting a higher CLKIN frequency. The increase in CLKIN frequency means that the TMS340X machine cycles execute more quickly, with a consequent increase in code execution speed. However, there comes a point when, as the machine cycle time becomes shorter, the local memory control signals begin to violate DRAM and VRAM timing parameters for certain types of memory access.

The clock stretch mechanism allows the TMS340X to slow down and execute those critical local memory cycles, while still benefiting from the accelerated processing allowed by higher CLKIN frequencies during noncritical memory access cycles.

Exact timing issues will vary from system to system, reflecting differences in bus buffering, etc., but broadly speaking the clock stretch mechanism allows the system designer to interface to slower (and hence cheaper and more available) memory devices than the designer could use if no stretch mechanism were available.

A normal, unstretched machine cycle consists of four quarter cycles, Q1, Q2, Q3, and Q4. A stretched cycle consists of five "quarter" cycles Q1, Q2, Q3, and Q4a, and Q4b.

When clock stretch mode is enabled, the fourth machine quarter cycle may be stretched to twice its original length. This stretching takes place only when the TMS3402X attempts certain types of memory cycle.




The stretch is achieved by holding the internal TMS340X clocks in the Q4 state for an extra quarter cycle so all the device outputs remain unchanged during Q4a and Q4b. The TMS340X stretches only certain machine cycles so that the execution of code is not slowed unnecessarily.

The TMS340X stretches only certain machine cycles so that the execution of code is not slowed unnecessarily.



#### enabling clock stretch

Clock stretch mode is enabled and disabled via a bit in the CONFIG register (C00001A0h).



#### CONFIG register C00001A0h

CSE = 0: Disable stretch mode (normal operation)

CSE = 1: Enable stretch mode

Bit 4 of the CONFIG register is the clock stretch enable mode bit. A 0 in this bit will disable stretch mode and a 1 in this bit will enable stretch mode. The bit is cleared during reset; i.e., stretch mode is disabled by default.

When stretch mode is enabled, the following machine cycles are stretched:

- 1. All address cycles of all memory access sequences
- 2. Read data cycles in read-modify-write sequences

Notes:

- A. The host default cycle shown on page 8-49 of the TMS34020 User's Guide is not stretched because it is not a true address cycle; i.e., RAS, etc., do not go low.
- B. The CPU default cycle, which is similar to the host default cycle in that RAS, etc., does not go low, and is also not stretched.
- C. Clock stretch mode disregards the page-mode input, so that read data cycles in nonpage-mode read-modify-write sequences are stretched, even though there are no timing constraints that require a stretch.
- D. All other memory subcycles are *not* stretched, even if the TMS340X is running with the CSE bit set to 1.

The advantage of this implementation of clock stretch mode is that the TMS340X can execute code at maximum speed, only slowing down during certain parts of memory access sequences.


It is important to remember that a stretched cycle is 25% longer than a normal cycle, and that the TMS340X (with the exception of the video logic, which is clocked independently by VCLK) will effectively slow down during such a stretched cycle.

The following are examples of stretch mode memory operations.

#### two 32-bit nonpage-mode reads

	ADDR READ							AD	DR			RE	AD			Stretch Mode Disabled		
1	2	3_	4	1	2,	3	4	1_	2	3	4	1	2	3	4			
	ADDR READ										ADDF	₹ _		READ				Stretch Mode Enabled
1	2	3	4	4_	1	2	ر,3	4	1	2	3	4	4	1	2	3	4	Stretch mode Eliabled
		١		1	Stret						1	Stret	ch					

# one 32-bit page-mode read-modify-write



#### three 32-bit page-mode reads

	ADDR					RE	AD			RE	AD			RE	AD			Stretch Mode Disabled		
1	2	2	3	4	1	2	3	4	1	2	3	4	1_	2 3 4			· .			
	ADDR						RE	AD			RE	AD		READ				Charles Made Engblod		
1	2	2	3	4	4	1	2	3	4	1	2	3	4	1	2	3	4	Stretch Mode Enabled		
					1	Stret	ch .													

The stretched cycles are designed to accommodate worst-case 32-bit page-mode accesses, so during some nonpage-mode memory accesses, stretches that are not essential may be generated. For example:

## one 32-bit nonpage-mode read-write

	AL	ADDR READ							AD	DR		1	WF	RITE					Stretch Mode Disabled
1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4				
	ADDR READ						)				ADDF	₹		WRITE				Stretch Mode Enabled	
1	2	3	4	4	1	2	3	4	4	1	2	3	4	4	1	2	3	4	Stretch Mode Enabled
	Stretch							1	Stret	tch			1	Stre	ich			_	

Stretches are inserted in read-modify-write accesses to help ease bus "turn-around" timings. In the above example, the second stretch is not needed to help these timings because the read/write "turn-around" has the whole of the address cycle to evaluate.

### a clock stretch timing example, TMS340X-40 and 100-ns VRAMs

This example analyzes a memory interface timing parameter. It shows that the clock stretch mechanism can be used to allow the TMS340X-40 to avoid a timing violation when interfaced to 100-ns VRAMs.

Consider a system with:

- 1. TMS340X-40, which has a 40-MHz clock input frequency and hence a 100-ns cycle time, so  $t_0 = 25$  ns. Timing parameters are taken from the TMS340X data sheet.
- 2. TMS44C251-10 256K × 4-bit VRAM. Timing parameters are taken from the appropriate section in the Texas Instruments 1989 MOS Memory Data Book.

# row address hold data after RAS low, th(ADV-REL)

This violates the 15 ns minimum.

Without clock stretch

TMS44C251  $t_{h(RA)}$  · Row address hold time after  $\overline{RAS}$  low. Min = 15 ns TMS340X Parameter 88 Hold time, row address valid after  $\overline{RAS}$  low. Min =  $t_0 - 5$  ns = 20 ns.

If  $\overline{RAS}$  is passed through a PAL with a delay of 7 ns, then  $t_{h(RA)}$  seen by the VRAM is 20 ns – 7 ns = 13 ns.

With clock stretch

TMS340X Parameter 88  $t_{h(ADV-REL)}$  Hold time, row address valid after  $\overline{RAS}$  low. Min =  $2t_{O}$  – 5 ns = 45 ns.

With the same 7 ns PAL delay, the VRAM sees  $t_{h(RA)}$  as 45 ns – 7 ns = 38 ns, which does not violate the VRAM minimum of 15 ns.

### cycle timing examples


The following figures show examples of many of the basic cycles that the TMS340X uses for memory access, VRAM control, multiprocessor bus control, and coprocessor communication. These figures should not be used to determine specific signal timings, but may be used to see signal relationships for the various cycles. Q4 phases that *could* be stretched are marked with a \* on the diagrams. The conditions required for the stretch are:

- 1. The design uses a TMS340X.
- 2. The CONFIG register's CSE bit is set to 1.
- 3. The TMS340X is doing either
  - a) Any address cycle, or
  - b) A read data cycle in a read-modify-write sequence.

The following remarks apply to memory timing in general. A row address is output on RCA0-RCA12 at the start of a cycle, along with the full address and status on LAD0-LAD31. These remain valid until after the fall of ALTCH and RAS. The column address is then output on RCA0-RCA12, and LAD0-LAD31 are set to read or write data for the memory access. During a write, the data and WE are set valid prior to the falling edge of CAS; the data remains valid until after WE and CAS have returned high.

Large memory configurations may require external buffering of the address and data lines. The DDIN and DDOUT signals coordinate these external buffers with the LAD bus.






NOTES: A. LAD (TMS340X): Output to the LAD bus by the TMS340X. LAD (memory): Output to the LAD bus by the memory.

Figure 2. Local Memory Read Cycle Timing (With Page Mode)

During the address output to the LAD bus by the TMS340X, the least significant four bits (LAD0-LAD2) contain a bus status code.  $\overline{PGMD}$  low at the start of Q2 after  $\overline{RAS}$  low indicates that this memory supports page-mode operation. LRDY high at the start of Q2 after  $\overline{RAS}$  low indicates that the cycle can continue without inserting wait states.  $\overline{DDOUT}$  returns high after the initial address output on LAD (during Q4), indicating that a memory read cycle is about to take place.



B. LRDY, PGMD, SIZE16, and BUSFLT are not sampled on subsequent page mode cycle accesses to 32-bit wide memory space.




NOTES: A. LAD (TMS340X): Output to the LAD bus by the TMS340X. LAD (memory): Output to the LAD bus by the memory.

Figure 3. Local Memory Read Cycle Timing (Without Page Mode, With One Wait State)

LRDY low at the start of the first Q2 after RAS low indicates that the memory requires the addition of wait states. LRDY high at the next Q2 indicates the cycle may continue without inserting more wait states. PGMD high at the start of Q2 where LRDY is sampled high indicates that this memory does not support page-mode operation.



B. Although they are not internally sampled, PGMD and SIZE16 must be held at a valid level at the start of each Q2 until the LRDY is sampled high.




NOTE A: LRDY, PGMD, SIZE16, and BUSFLT are not sampled on subsequent page mode cycle accesses to 32-bit wide memory space.

Figure 4. Local Memory Write Cycle Timing (With Page Mode)

During the address output to the LAD bus by the TMS340X, the least significant four bits (LAD0-LAD3) contain a bus status code.  $\overline{PGMD}$  low at the start of Q2 after  $\overline{RAS}$  low indicates that this memory supports page-mode operation. LRDY high at the start of Q2 after  $\overline{RAS}$  low indicates that the cycle can continue without inserting wait states.

DDOUT remains low after the initial address output on LAD (during Q4 after RAS goes low), indicating that a memory write cycle is about to take place.






<sup>\*</sup>See "clock stretch", page 18.

Figure 5. Local Memory Read/Modify/Write Cycle Timing

The read/modify/write cycle is used when inserting a field into memory that crosses byte boundaries. This cycle is actually performed as a read access followed by a page-mode-write cycle.





<sup>\*</sup>See "clock stretch", page 18.


Figure 6. Refresh Cycle Timing

The refresh pseudo-address output to RCA0-RCA12 and LAD0-LAD31 comes from the 16-bit refresh address register (I/O register C000 01F0h) that is incremented after each refresh cycle. The 16 bits of address are placed on LAD16-LAD31; all other LAD bus lines will be zero. The logical addresses on RCA0-RCA12 corresponding to LAD16-LAD31 also output the address from the refresh address register.

Although PGMD and SIZE16 are ignored during a refresh cycle, they should be held at valid levels. LRDY and BUSFLT are not sampled until the start of the first Q2 cycle after RAS has gone low.

If a refresh cycle is aborted due to a high-priority bus request (assuming LRDY is low at Q2 after RAS low), a bus fault, or an external retry, then the count of refreshes pending will not be decremented and the same pseudo-address is reissued when the refresh is restarted.





<sup>\*</sup>See "clock stretch", page 18.

NOTE A: RCA0 may be used to determine accesses to odd or even words because it outputs the least significant bit of the word address during the column address time (except in 4M mode with CAMD = 1).

## Figure 7. Dynamic Bus Sizing, Read Cycle

When SIZE16 is selected low, the TMS340X performs a second cycle to read (or write) the remaining 16 bits of the word. Reads always access all 32 bits (all CAS strobes are active). Internally, the TMS340X latches both the high and the low words obtained on the first read cycle. The sense of SIZE16 on the second (odd word) access is used to determine which half of the bus is to be sampled to replace the data word latched during the first cycle.






Figure 8. Dynamic Bus Sizing, Write Cycle

Write accesses to 16-bit memory are performed by swapping the data on upper and lower words of the LAD bus and exchanging data on  $\overline{CAS}0$  and  $\overline{CAS}1$  for data on  $\overline{CAS}2$  and  $\overline{CAS}3$ , respectively. This is illustrated in the above example where the TMS340X is writing the upper 24 bits (LAD8-LAD31) of data to memory. During the first cycle, data is placed on LAD0-LAD31 as in a normal write. The sampling of  $\overline{SIZE}16$  low during the first access indicates that this is 16-bit wide memory, so the TMS340X swaps data on the upper and lower halves of the LAD bus. Notice that during the first cycle  $\overline{CAS}0$  is inactive (since this byte was not selected) and during the second cycle  $\overline{CAS}2$  is inactive due to the exchange of  $\overline{CAS}0$  for  $\overline{CAS}2$  and  $\overline{CAS}1$  for  $\overline{CAS}3$ .






Figure 9. Load Write Mask Cycle

This special 1M-VRAM control cycle is executed when the VEN bit in the CONFIG I/O register is set and PMASKL and/or PMASKH are written. This cycle is indicated by CAS, WE, TR/QE, and SF high at the falling edge of RAS and SF low at the falling edge of CAS. As the plane mask is copied to the PMASK register(s), it is also output on the LAD bus to be written to a special register on the VRAM that is used in subsequent cycles requiring a write mask. During the address portion of the cycle, the status on LAD0-LAD3 indicates a write mask load is being performed (Status Code = 0110). Although CAMD, PGMD, and SIZE16 are ignored on this cycle, they should be held at valid levels as shown.






Figure 10. Load Color Latch Cycle

This special 1M-VRAM control cycle is generated by the VLCOL instruction and is indicated by  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{TR}/\overline{QE}$ , and SF high at the falling edge of  $\overline{RAS}$  and SF high at the falling edge of  $\overline{CAS}$ . The data in the COLOR1 register is output on LAD to be written to a special register on the VRAM that is used in subsequent cycles requiring a color latch. During the address portion of the cycle, the status on LAD0-LAD3 indicates a color mask load is being performed (Status Code = 0111). Although CAMD,  $\overline{PGMD}$ , and  $\overline{SIZE16}$  are ignored on this cycle, they should be held at valid levels as shown.






Figure 11. Block Write Cycle Without Mask

This special 1M-VRAM control cycle is performed when a VBLT or VFILL instruction is executed and PMASKL and PMASKH are set to zero. It is indicated by  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{TR}/\overline{QE}$  high and SF low at the falling edge of  $\overline{RAS}$ , and by SF high at the falling edge of  $\overline{CAS}$ . The data on LAD is used as an address mask, and the data stored in the color latch is written to the VRAM. The address selects chosen by the two least significant bits of the column addresses within the VRAM are replaced with the four DQ bits latched on the falling edge of  $\overline{CAS}$ . A logic 1 on each bit enables that nibble to be written, while a logic 0 disables the write from occurring. This cycle allows up to 16 bits to be written into each VRAM (four adjacent nibbles, each set to the value in the color latch) for a total of 128 bits. During the address portion of the cycle, the status on LAD0-LAD3 indicates a block write is being performed (Status Code = 1110).  $\overline{SIZE16}$  can be used with this cycle, but external multiplex logic is required to map the data correctly to appropriate memories.






Figure 12. Block Write Cycle With Mask

This special 1M-VRAM control cycle is performed when a VBLT or VFILL instruction is executed and PMASKL and PMASKH are set to nonzero. It is indicated by  $\overline{CAS}$ ,  $\overline{TR}/\overline{QE}$ , and SF high and  $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ , and by SF high at the falling edge of  $\overline{CAS}$ . The data on LAD is used as an address mask, and the data stored in the color latch is written to the VRAM, just as in block write without mask, except that the data in the write mask is used to enable the bits from the color latch that are written to memory. This cycle allows up to 16 bits to be written into each VRAM (four adjacent nibbles, each set to the value in the color latch as enabled by the write mask) for a total of 128 bits. During the address portion of the cycle, the status on LAD0-LAD3 indicates a block write is being performed (Status Code = 1110).  $\overline{SIZE16}$  can be used with this cycle, but external multiplex logic is required to map the data correctly to appropriate memories.






Figure 13. Write Using Mask Cycle

This special 1M-VRAM control cycle is performed when the PMASKL and PMASKH registers are set to nonzero, the CST bit in DPYCTL is cleared, the VEN bit in CONFIG is set, and the byte-aligned pixel write instruction is executed. This cycle is indicated by  $\overline{CAS}$ ,  $\overline{TR}/\overline{QE}$ , and SF high and  $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ , and by SF low at the falling edge of  $\overline{CAS}$ . The data on LAD is written to memory just as a normal DRAM write, except that data in the write mask is used to enable the DQ bits that are written to memory. During the address portion of the cycle, the status on LAD0-LAD3 indicates that pixel operation is being performed (Status Code = 1101).






Figure 14. Memory to Serial Data Register Cycle (VRAM Read Transfer)

This VRAM cycle is issued in any of three ways:

- 1. Pixel operation instruction with the CST bit in DPYCTL set.
- 2. Horizontal blank reload cycle requested by the video control logic with the VCE bit in DPYCTL cleared.
- Video timeout due to SCOUNT match with the value in MLRNXT and the VCE and SSV bits in DPYCTL cleared.

This cycle is indicated by  $\overline{TR/QE}$  and SF low and  $\overline{CAS}$  and  $\overline{WE}$  high at the time  $\overline{RAS}$  goes low. The timing of the low-to-high transition of  $\overline{TR/QE}$  is dependent upon the timing of SCLK when doing a mid-line reload cycle. During the address portion of the cycle the status on LAD0-LAD3 indicates either a video-initiated VRAM memory-to-register transfer (Status Code = 0100) or a CPU-initiated VRAM memory-to-register transfer (Status Code = 0101).






Figure 15. Memory to Split Serial Data Register Cycle (VRAM Split Register Read Transfer)

This VRAM cycle is performed when a video timeout due to a match of the MLRNXT register occurs, the VCE bit in DPYCTL is cleared, and the SSV bit in DPYCTL is set. This cycle is indicated by TR/QE low and CAS, SF, and WE high at the time RAS goes low. The timing of the low-to-high transition of TR/QE is not dependent upon the timing of SCLK because there is not as great a timing constraint to position the cycle as in mid-line reload. During the address portion of the cycle, the status on LAD0-LAD3 indicates a video-initiated VRAM memory-to-register transfer (Status Code = 0100). Although PGMD and SIZE16 are ignored on this cycle, they should be held at valid levels as shown.







Figure 16. Serial Data Register-to-Memory Cycle (VRAM Write Transfer, Pseudo-Write Transfer)

This VRAM cycle is performed when a horizontal blank reload is requested by the video control logic, and the VCE bit and the SRE bit in DPYCTL are both set. This cycle is indicated by TR/QE, WE and SF low and CAS high at the time RAS goes low. The SOE pin of the VRAMs is used to select between write transfer and pseudo-write transfer cycles. (SOE must be generated by logic external to the TMS340X). During the address portion of the cycle, the status on LAD0-LAD3 indicates that a video-initiated VRAM register-to-memory transfer (Status Code = 0100) is being performed. Although PGMD and SIZE16 are ignored on this cycle, they should be held at valid levels as shown.





\*See "clock stretch", page 18.

Figure 17. Serial Data Register-to-Memory Cycle (VRAM Alternate Write Transfer)

This VRAM cycle is performed when a pixel write instruction is executed with the CST bit in DPYCTL set. This cycle is indicated by TR/QE, and WE low, and SF and CAS high at the time RAS goes low. This cycle does not require the use of the SOE pin of the VRAM and does not affect the status of the serial I/O pins. During the address portion of the cycle, the status on LAD0-LAD3 indicates that a CPU-initiated VRAM register-to-memory transfer (Status Code = 0101) is being performed. Although PGMD and SIZE16 are ignored on this cycle, they should be held at valid levels as shown.







Figure 18. Multiprocessor Interface Timing (High-Impedance Signals))

Transition points are shown for  $\overline{R}0$  and  $\overline{R}1$  to indicate where they occur relative to the other signals.

This example indicates that the TMS340X has control of the bus, yields control, and then regains control. The TMS340X regains bus mastership as soon as its  $\overline{\text{GI}}$  pin is driven active low. R0 and R1 could be outputting any of the codes with the exception of the access-termination code. The bus arbitration logic must control the timing of  $\overline{\text{GI}}$  to all of the processors requiring the bus.

It is recommended that TMS340X clock stretch not be used in multiprocessor systems.






NOTE A: No timing dependences of LCLK1 and LCLK2 relative to CLKIN or RESET are to be implied from this figure.

Figure 19. Synchronization of Multiple TMS340Xs

Although RESET is not normally required to be synchronous to CLKIN, in order to facilitate synchronization of multiple TMS340Xs in a system, the rising edge of RESET must meet the setup and hold requirements to CLKIN so that all GSPs are certain to respond to the RESET on the same quarter cycle. The four possible conditions for the state of the TMS340X at the time RESET goes high are shown above. Quarter cycle 1 is extended accordingly to provide synchronization of the GSPs. All TMS340Xs to be synchronized must share a common CLKIN and RESET. Within 10 CLKIN cycles after RESET goes high, all GSPs will be synchronized to the same Q cycle through the extension of Q1 cycles.

It is recommended that TMS340X stretch mode should not be used in multiprocessor systems.



NOTE A: LAD (TMS340X): Output t

Output to the LAD bus by the TMS340X

Command:

Coprocessor ID, instruction and status code present on LAD


Operand n:

Data to or from the coprocessor

Figure 20. Transfer TMS340X Register(s) to Coprocessor (One or Two 32-Bit Values)

This timing example is like a memory write cycle, except that RAS and SF are high.





NOTE A: LAD (TMS340X): Output to the LAD bus by the TMS340X LAD (coprocessor): Output to the LAD bus by the coprocessor


Command: Coprocessor ID, instruction and status code present on LAD

Operand n: Data to or from the coprocessor

Figure 21. Transfer Coprocessor Register to TMS340X (One or Two 32-Bit Values)

This timing example is like a memory write cycle, except that  $\overline{\text{RAS}}$  and SF are high.





\*See "clock stretch", page 18.

NOTES: A: LAD (TMS340X): Output to the LAD bus by the TMS340X LAD (memory): Output to the LAD bus by the memory

Command: Coprocessor ID, instruction and status code present on LAD
Address: Memory address for the data transfer, with coprocessor status code

Data n: Data to or from the coprocessor (number of values transferred depends on a value in a register or count in the

instruction)


B. All coprocessor cycles are implemented as 32-bit operations and therefore SiZE16 should be high during these cycles.

#### Figure 22. Transfer Memory to Coprocessor Register(s)

Data transfer from memory to a coprocessor requires an initialization cycle to inform the coprocessor what is to be transferred and then a memory cycle to perform the actual transfer. The coprocessor may place status information on the LAD bus during the initialization cycle for the TMS340X. Two types of memory to coprocessor instructions are supported: one provides a count (from 1 to 32) of data to be moved in the instruction, the other specifies a register in the TMS340X to be used for the count. Both instructions specify a register to be used as an index into memory. The index may be post-incremented or pre-decremented on each transfer cycle.



SPVS008 - JUNE 1992



\*See "clock stretch", page 18.

NOTES:A. All coprocessor cycles are implemented as 32-bit operations and therefore SIZE16 should be high during these cycles.

B. LAD (TMS340X): Output to the LAD bus by the TMS340X LAD (coprocessor): Output to the LAD bus by the coprocessor

Command: Coprocessor ID, instruction and status code present on LAD

Address: Memory address for the data transfer, with coprocessor status code


Data from the coprocessor (number of values transferred depends on a count in the instruction)

Status: Optional coprocessor status register output to LAD bus

Figure 23. Transfer Coprocessor Register(s) to Memory (ALTCH High During Data Transfer)

Data transfer from a coprocessor to memory requires an initialization cycle to inform the coprocessor what is to be transferred and then a memory cycle to perform the actual transfer. The coprocessor may place status information on the LAD bus during the initialization cycle for the TMS340X. The memory cycle includes a dead cycle to enable the TMS340X to take the LAD bus drivers to a high-impedance state before the coprocessor activates its LAD bus drivers to the memory. Two types of memory-to-coprocessor instructions are supported. Both provide a count (from 1 to 32) of data to be moved in the instruction. Both also specify a register to be used as an index into memory. One uses this index register with a post-increment and the other uses it with a pre-decrement after each transfer cycle.





- NOTES: A. All coprocessor cycles are implemented as 32-bit operations and therefore SIZE16 should be high during these cycles.
  - B. LAD (TMS340X): Output to the LAD bus by the TMS340X command: Coprocessor ID, instruction and status code present on LAD
  - C. Although the coprocessor internal command never requires the use of page mode cycles, PGMD should be held at a valid level during the start of Q2 after ALTCH has gone low.

Figure 24. Coprocessor Internal Operation Command Cycle

This timing example is like a memory write cycle, except that RAS and SF are high.

A coprocessor internal command assumes no transfer of operands or results, but causes the coprocessor to execute some internal function. The coprocessor may place status information on the LAD bus during the cycle for the TMS340X.



SPVS008 - JUNE 1992

# absolute maximum ratings over operating free-air temperature range (see Note 1)<sup>†</sup>

Maximum supply voltage, V <sub>CC</sub>	7 V
Input voltage range	. $-0.3 V to 7 V$
Off-state output voltage range	2 V to 7 V
Operating free-air termperature range	0°C to 70°C
Storage temperature range	- 10°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to VSS.

#### recommended operating conditions

	•	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	>
٧ss	Supply voltage‡	0	0	0	<b>V</b>
VIL	High-level output current			400	μΑ
lOL	Low-level output current			2	mA
TA	Operating free-air temperature	0		70	°C

Take care to provide a minimum inductance path between the VSS pins and system ground in order to minimize noise on VSS.

## DC electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Vон	High-level output voltage	VCC = MIN, IOH = MAX	2.6			V
VOL	Low-level output voltage	VCC = MAX, IOL = MIN			0.6	V
		V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.8 V			20	
		VCC = MAX, VO = 0.6 V			-20	]
lį	Input current (All input pins except EMU0-EMU2 <sup>¶</sup> )	V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>			±20	μА
ICC	Supply current	V <sub>CC</sub> = MAX			250	mA
Ci	Input capacitance			10		pF
Со	Output capacitance			10		pF

<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .



<sup>¶</sup> EMU0 - EMU2 will not be connected in a typical configuration. Nominal pullup current will be 500 μA.

NOTE 2: HDST and HOE (output pins) have internal pullup resistors that allow high logic levels to be maintained when the TMS340X is not actually driving these pins.

#### signal transition levels




Figure 25. TTL-Level Inputs

For a high-to-low transition on a TTL-compatible input signal, the level at which the input is said to be no longer high is 2 V, and the level at which the input is said to be low is 0.8 V. For a low-to-high transition, the level at which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V.




Figure 26. TTL-Level Outputs

TTL-level outputs are driven to a minimum logic-high level of 2.6 V and to a maximum logic-low level of 0.6 V. For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V, and the level at which the output is said to be low is 0.8 V. For a low-to-high transition, the level at which the output is said to be no longer low is 0.8 V, and the level at which the output is said to be high is 2 V.

Timing parameters 12a and 13a do not follow these conventions. They are measured at a 1.5-V level.

#### test measurement

The test load circuit shown in Figure 27 represents the programmable load of the tester pin electronics, which are used to verify timing parameters of TMS340X output signals.



Where:  $I_{OL}$  = 2 mA (all outputs)  $I_{OH}$  = 400  $\mu$ A (all outputs)  $V_{LOAD}$  = 1.5 V

CLOAD = 65 pF typical load circuit distributed capacitance

Figure 27. Test Load Circuit



#### timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

			<del></del>
		GI	GI
AD	LAD0-LAD31 and RCA0-RCA12	LA	<u>LAD</u> 0-L <u>AD3</u> 1
AL	ALTCH	LINT	LINT1, LINT2
BC	→Any of the bus control input signals		
	(LRDY, PGMD, SIZE16, or BUSFLT)		
CE	CAS0-CAS3	RC	RCA0-RCA12
CK	LCLK1 and LCLK2		
CK1	LCLK1	RE	RAS
CK2	LCLK2	RQ	RO or R1
CKI	CLKIN	RS	RESET
CM	CAMD		
CT	Any of the bus control output signals	S	HSYNC, VSYNC, or CSYNC
	(ALTCH, CASO-CAS3, RAS, WE,	SC	EMU3
	TR/QE)	SCK	SCLK
, DI	DDIN	SF	SF
DO	DDOUT	SG	Any output signal
EM	EMU0, EMU1, EMU2		
		TR	TR/QE
HS	HSYNC, VSYNC, CSYNC/HBLNK, or	VCK	VCLK
	CBLNK/VBLNK		

#### Lowercase subscripts and their meaning are:

- a access time
- c cycle time (period)
- d delay time
- h hold time
- su setup time
- t transition time
- w pulse duration (width)

#### The following letters and symbols and their meaning are:

Н	High	s = 0	For (i) TMS340X
L	Low		(ii) TMS340X, if CSE bit in CONFIG register is
NV	Not valid		set to 0
V	Valid		(iii) TMS340X, if CSE bit in CONFIG register is set to

Z High impedance 1 and the cycle is not stretched. See page 18.

† No longer low

No longer high s = t<sub>Q</sub> For TMS340X, if CSE bit in CONFIG register is set to 1 D and the cycle is stretched. See page 18.

#### general notes on timing parameters

The period of the local clocks (LCLK1 and LCLK2) is four times the period of the input clock (CLKIN).

The quarter cycle time  $(t_Q)$  that appears in the following tables is one quarter of a local output clock period, or is equal to the input clock period,  $t_{c(CKI)}$ .

All output signals from the TMS340X are derived from an internal clock such that all output transitions for a given quarter cycle occur with a minimum of skewing relative to each other. In the timing diagrams, the transitions of all output signals are shown with respect to the local clocks (LCLK1 and LCLK2). The local clock edge used as a reference occurs one internal clock cycle before the transition specified.



The signal combinations shown in the timing parameters are for timing reference only; they do not necessarily represent actual cycles. For actual cycle descriptions, please refer to the cycle timings section of this specification.

## **CLKIN** and **RESET** timing requirements

		DADAMETER	TMS34	0X-32	:- TMS340X-40	UNIT	
NO.	PARAMETER		ITEM	MIN	MAX	MIN MAX	OMIT
1	tc(CKI)	Period of CLKIN	(tQ)	31.25	50	.25 50	ns
2	<sup>t</sup> w(CKIH)	Pulse duration, C	LKIN high	10			ns
3	<sup>t</sup> w(CKIL)	Pulse duration, C	LKIN low	10		8.0	ns
4	tt(CKI)	Transition time, C	LKIN	2†	5†	* .2 <sup>†</sup> * 5 <sup>†</sup>	ns
5	th(CKI-RSL)	Hold time, RESE	T low after CLKIN high	10‡		10‡	ns
6	tsu(RSH-CKI)	Setup time, RESI	T high to CLKIN†	4‡		4	ns
7		Pulse duration,	Initial reset during power up	160t <sub>Q</sub> - 40§		160tQ - 40%	
	<sup>t</sup> w(RSL)	RESET low	Reset during active operation	16tQ - 40 <sup>§</sup>		16tQ - 40\$	
8	<sup>t</sup> su(CSL-RSH)	Setup time of HC configure self-boo	S low to RESET high to otstrap mode	8tQ + 55		8tQ+55	ns
9	<sup>t</sup> d(CS-RSH)	Delay time, HCS† to RESET high to configure self-bootstrap mode			4t <sub>Q</sub> - 50 <sup>¶</sup>	41Q-50¶	ns
10	<sup>t</sup> w(CSL)	Pulse duration, H in self-bootstrap r	CS low to configure GSP node	4tQ + 55		41Q+55 M	ns

<sup>†</sup> These values are based on computer simulation and are not tested.

<sup>¶</sup> Parameter 9 is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition and still guarantee that the TMS340X is configured to run in the self-bootstrap mode (HLT bit = 0) following the end of reset.




Figure 28. CLKIN And RESET Timing Requirements

<sup>&</sup>lt;sup>‡</sup> These timings are required only to synchronize the TMS340X to a particular quarter cycle.


<sup>§</sup> The initial reset pulse on powerup must remain valid until all internal states have been initialized. Resets applied after the TMS340X has been initialized need to be present only long enough to be recognized by the internal logic; the internal logic will maintain an internal reset until all internal states have been initialized (34 LCLK1 cycles).

## local bus timing: output clocks

<u>-</u>			TMS340X-32		*** TMS340X-40>	
NO.		PARAMETER	MIN	MAX	FIL MIN'S MAX	UNIT
11	t <sub>c</sub> (LCK)	Period of local clocks LCLK1, LCLK2	4t <sub>c(CKI)</sub> +s †		4tc(CKI)+ st	ns
12	tw(LCKH)	Pulse duration, local clock high	2tQ-15		210=13.5;	ns
12a	tw(CK1H)	Pulse duration, LCLK1 high	2tQ-10‡		*. 2(Q=7‡\-}-\-	ns
13	tw(LCKL)	Pulse duration, local clock low	2tQ-15+s		210-13.5+5 + 2	ns
13a	tw(CK1L)	Duration of LCLK1 low	2tQ-10 <sup>‡</sup> + s		2to-7+s € ).	ns
14	tt(LCK)	Transition time, LCLK1 or LCLK2		15	13.5	ns
15	th(CK1H-CK2L)	Hold time, LCLK2 low after LCLK1 high	t <sub>Q</sub> -15		tg=13:5	ns
16	th(CK2H-CK1H)	Hold time, LCLK1 high after LCLK2 high	tQ-15		rtg=13.5 (~~)	ns
17	th(CK1L-CK2H)	Hold time, LCLK2 high after LCLK1 low	t <sub>Q</sub> 15		tg-13.5	ns
18	th(CK2L-CK1L)	Hold time, LCLK1 low after LCLK2 low	tQ-15+s		to-13:5+3	ns
19	th(CK1H-CK2H)	Hold time, LCLK2 high after LCLK1 high	3tQ-15		3tg-13.5 * *	ns
20	th(CK2H-CK1L)	Hold time, LCLK1 low after LCLK2 high	3tQ-15+ s		3tQ-13,5+.s	ns
21	th(CK1L-CK2L)	Hold time, LCLK2 low after LCLK1 low	3tQ-15+ s		3tQ-13.5+s	ns
22	th(CK2L-CK1H)	Hold time, LCLK1 high after LCLK2 low	3t <sub>Q</sub> - 15+ s		3to-13.5+s	ns

<sup>†</sup> This is a functional minimum and is not tested. This parameter may also be specified as 4tQ.

<sup>&</sup>lt;sup>‡</sup> These parameters are specified with 1.5-V timing levels (parameters 12 and 13 are specified with standard timing voltage levels as detailed on page 53).



<sup>\*</sup>See "clock stretch", page 18.


NOTE A: Although LCLK1 and LCLK2 are derived from CLKIN, no timing relationship between CLKIN and the local clocks is to be assumed, except the period of the local clocks is four times the period of CLKIN.

Figure 29. Local Bus Timing: Output Clocks

## output signal characteristics

The following general parameters are common to all output signals from the TMS340X unless otherwise specifically given. In the minimum and maximum values given, n is an integral number of quarter cycles.

DADAMETED		TMS34	10X-32	->- TMS340X-40	UNIT	
ĺ	PARAMETER		MIN	MAX	MIN. MAX	UNII
th(CKx-SGNV)	Hold time, LCLKx to output signal	not valid	t <sub>Q</sub> - 15		t <sub>Q</sub> – 13.5	ns
th(CKx-SGNV)	Delay time, LCLKx start of transition to output signal valid	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE		tQ+15	tQ+13.5	ns
	•	Slow: LAD, RCA, SF		t <sub>Q</sub> + 22	*:: \$ tQ+20	ns
th(SGV-SGNV)	Hold time, output signal valid to output signal not valid	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, R0, R1, HDST, WE	ntQ-15		πtg-13.5	ns
		Slow: LAD, RCA, SF	nt <sub>Q</sub> −22		ntQ-20	ns
, <sup>t</sup> d(SGNV-SGV)	Delay time, output signal started transition to output signal valid	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, R0, R1, HDST, WE		nt <sub>Q</sub> +15	-m <sub>Q</sub> +13.5	กร
		Slow: LAD, RCA, SF		rtQ+22	mtq+20**	ns
<sup>t</sup> t(SG)	Output signal transition time	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, R0, R1, HDST, WE		15	£13:5	ns
		Slow: LAD, RCA, SF		22	第四型 - 20 F	ns
<sup>t</sup> w(SGH)	Pulse duration, output signal high	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, R0, R1, HDST, WE	ntQ-15		mQ-13.5	ns
		Slow: LAD, RCA, SF	ntQ-22		лtq-20	ns
<sup>t</sup> w(SGL)	Pulse duration, output signal low	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, R0, R1, HDST, WE	ntQ-15		ri <sub>O</sub> -13.5	ns
		Slow: LAD, RCA, SF	ntQ-22		ntQ-20	ns



indicates the point at which the signal has attained a valid level.

NOTE A: Any of these quarter phases could be 2to if they are stretched. See "clock stretch", page 19.

Figure 30. Output Signal Characteristics

All timing parameters relative to the circled points on the above diagram have a fast and a slow value. Determine which value to use for any parameter by the name of the signal that has the circle on it.

#### example of how to use the general output signal characteristics

Assume a system is using a TMS340X-32. Determine the maximum time from the start of the falling edge of ALTCH to the time when data must be valid on the LAD bus for a local memory write cycle

From the local memory write cycle diagram on page 26, the time from the falling edge of ALTCH to valid data on the LAD bus is roughly Q3 + Q4; i.e., 2t<sub>Q</sub>. A more precise value can be obtained by using the table of output signal characteristics.

The parameter of interest is t<sub>d(SGNV-SGV)</sub>. Note that in the diagram above, there are two representations of t<sub>d</sub>(SGNV-SGV)</sub> that relate SIGNALa and SIGNALb (the third representation of this parameter relates SIGNALb to itself and is not useful in this example). Let SIGNALa represent ALTCH because ALTCH is making a transition first. Let SIGNALb represent the LAD bus. By definition, the signal becoming valid (SGV) determines whether the fast value or the slow value from the table is used. On the diagram, the SGV points are marked with a circle.

In this case, for parameter  $t_{d(SGNV-SGV)}$ , SGV is the LAD bus. LAD is in the slow group, so the maximum value for  $t_{d(SGNV-SGV)}$  is  $nt_{Q} + 22$ . The value for n is 2 from the analysis of the diagram on page 26. Thus, the maximum time from the start of the falling edge of ALTCH to the time when data must be valid on the LAD bus for a local memory write cycle is 2t<sub>Q</sub> + 22 ns.






## local bus timing: bus control inputs

NO.	PARAMETER				** TMS340X-40	דואט
NO.			MIN	MAX	. MIN ≥ * MAX	
52	ta(CMV-LAV)†	Access time, CAMD valid after address valid on LAD		3tQ-45	31 <sub>Q</sub> -37	ns
53	th(LANV-CMV)†	Hold time, CAMD valid after address no longer valid on LAD	0		0.2	ns
54	ta(BCV-A LL)†	Access time, control valid (LRDY, PGMD, SIZE16, BUSFLT) after ALTCH low		3tQ-35+ s	3tq-27+s	ns
55	th(CK2H-BCV)†	Hold time, control (LRDY, PGMD, SIZE16, BUSFLT) valid after LCLK2 high	0		De v	ns
56	t <sub>su(BCV-CK2†)</sub> †	Setup time, SIZE16, LRDY, PGMD, BUSFLT valid before LCLK2†	20		15	ns

<sup>†</sup> CAMD, LRDY, PGMD, SIZE16, and BUSFLT are synchronous inputs. The specified setup, access and hold times must be met for proper device operation.



\*See "clock stretch", page 18.

Figure 31. Local Bus Timing: Bus Control Inputs



## local bus timing: bus control inputs

	· · ·		TMS3	40X-32	A4, TMS340X-40-	UNIT
NO.		PARAMETER	MIN	MAX	MIN AT TMAX	ONIT
57	td(CK2†-ALL)	Delay time, ALTCH low after LCLK2†		tQ + 15	10113.5	ns
58	<sup>1</sup> d(CK1↓-ALH)	Delay time, ALTCH high after LCLK1		tQ + 15		ns
59	td(CK1†-LAV)	Delay time, LAD0-LAD31 address valid after LCLK1†		t <sub>Q</sub> +22	10+20	ns
60	th(LAV-CK2L)	Hold time, LAD0-LAD31 address valid after LCLK2 low	t <sub>Q</sub> -15+ s		10-12-8/12	ns
61	<sup>t</sup> d(CTNV-LAD)	Delay time, LAD0-LAD31 driven after earlier of DDIN↓ or CAS† or TR/QE†	t <sub>Q</sub> -5+s †		10-5+51b	ns
62	<sup>t</sup> h(LAV-CTV)	Hold time, LAD0-LAD31 read data valid after earlier of DDIN low or RAS, CAS, or TR/QE high	0		0 2	ns
63	td(CK21-LAV)	Delay time, LAD0-LAD31 data valid after LCLK2‡ (write)		tQ + 22+ s	1Q+20+s	ns
64	,th(CK2L-LAV)	Hold time, LAD0-LAD31 data valid after LCLK2 low (write)	tQ-15		to-13.5	ns
65	<sup>t</sup> d(CK1†-RCV)	Delay time, RCA0-RCA12 row address valid after LCLK1†		t <sub>Q</sub> + 22	tQ+20	ns
66	td(CK21-RCV)	Delay time, RCA0-RCA12 column address valid after LCLK2↓		tQ+22+s	10+50+3	ns
67	th(RCV-CK2L)	Hold time, RCA0-RCA12 address valid after LCLK2 low	tQ-15		10 Hz w 2 1 1 1 2 2	ns
68	td(CK1 †-DIH)	Delay time, DDIN high after LCLK1†		tQ+15	* * 10+13.5	ns
69	냅(CK1↓-DIL)	Delay time, DDIN low after LCLK1↓		tQ+15	## \$ 10+13.5 <sub>11</sub>	ns
70	탭(CK1†-DOL)	Delay time, DDOUT low after LCLK1†		t <sub>Q</sub> + 15	Mg+13:5 6	ns
71	td(CK11-DOH)	Delay time, DDOUT high after LCLK1		tQ+15	210+13.5 s	ns
72	<sup>t</sup> d(CK2↓-DOL)	Delay time, DDOUT low after LCLK2.		tQ + 15+ s	4 10+13.5+5	ns
73	tsu(LAV-AL↓)	Setup time, LAD0-LAD31 data valid before ALTCH↓	tQ-16		iо_тз	ns
74	ten(DAV-DIH)	Enable time, data valid after DDIN high (see Note NO TAG)		2tQ-20	2lQ-17	ns
75	<sup>t</sup> dis(DAV-DIL)	Disable time, data high-impedance after DDIN low (see Note NO TAG)		tQ-12+s <sup>†</sup>	tq-10+s†	ns

<sup>†</sup> This value is not guaranteed.

NOTE 3: DDIN is used to control LAD bus buffers between the TMS340X and local memory. Parameter 74 references the time for these data buffers to go from a high-impedance state to an active level. Parameter 75 references the time for the buffers to go from an active level to the high-impedance state.



#### local bus timing (continued)




Figure 32. Local Bus Timing (Continued)

Texas VI

# local bus timing: RAS, CASO-CAS3, WE, TR/QE, and SF

	r		TMS340>	(-32	TMS340XA-40	UNIT
NO.		PARAMETER	MIN	MAX	MIN MAX	UNIT
62	th(LAV-CTV)	Hold time, LAD0-LAD31 read data valid after earlier of DDIN, LCLK2 low or RAS, CAS, or TR/QE high	0		0	ns
76	td(CK1↓-REL)	Delay time, RAS low after LCLK1		tQ+12+5	tq+10+s	ns
77	td(CK1‡-REH)	Delay time, RAS high after LCLK1		tQ+12	tQ+10	ns
78	td(CK11-CEL)	Delay time, CAS low after LCLK1†		tQ+12	tQ+10	ns
79	td(CK1↓-CEH)	Delay time, CAS high after LCLK1		tQ+12	(a_10 + 10 + 10 + 10 + 10 + 10 + 10 + 10 +	ns
80	<sup>t</sup> d(CK2↓-WEL)	Delay time, WE low after LCLK21		tQ + 15+ s	€10+13.5+s	ns
81	td(CK1↓-WEH)	Delay time, WE high after LCLK1		tQ + 15	// 50 1Q+13.5 €	ns
82	td(CK21-TRL)	Delay time, TR/QE low after LCLK2↓ _		tQ + 15+ s	tg+13.5+s	ns
83	¹d(CK1↓-TRH)	Delay time, TR/QE high after LCLK1		t <sub>Q</sub> + 15		ns
84	<sup>1</sup> d(CK1†-SFV)	Delay time, SF valid after LCLK1†		tQ+22	** t <sub>Q</sub> +20 • •	ns
85	td(CK2↓-SFV)	Delay time, SF valid after LCLK21		tQ+22+5	to+20+s	ns
86	td(CK2‡-SFZ)	Delay time, SF high-impedance after LCLK21		tQ+22 †	t <sub>Q</sub> +20 <sup>†</sup> :	ns
87	t <sub>su(ADV-RE↓)</sub> ‡	Setup time, row address valid before RAS;	2tQ-22		210-20	ns
88	<sup>t</sup> h(ADV-REL) <sup>‡</sup>	Hold time, row address valid after RAS low	tQ−5+ <i>s</i>		+ 10-5+s/1	ns
89	<sup>t</sup> su(RCV-CE‡)	Setup time, column address valid before CAS;	t <sub>Q</sub> -22		* 7tQ-20 49	ns
90	th(RCV-CEH)	Hold time, column address valid after CAS high	tQ-15		7.10=18:5 PT	ns
91	tsu(CAV-CE‡)	Setup time, write data valid before CAS↓	tQ-22		# 10-20 1 1 1 E	ns
92	th(CAV-CEH)	Hold time, write data valid after CAS	tQ-15		(g=13.5, f=0.1)	ns
93	<sup>t</sup> a(LAV-REL)	Access time, data in valid after RAS low (assuming maximum transition time)		4tQ-8+s	41Q-8+s	ns
94	ta(LAV-CEL)	Access time, data in valid after CAS		2tQ-8	210-8	ns
97	t <sub>su(WEL-CE</sub> ‡)	Setup time, write low before CAS↓ (on write cycles)	tQ-15		10-135	ns
98	tw(REH)	Pulse duration of RAS high	4tQ-12+s		2 4tq-10+6 0*0*	ns
99a	tw(REL)	Pulse duration of RAS low	4ntQ-12+ s' †‡		4ntg=4+8(11-4-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	ns
99b	tw(REL)	Pulse duration of RAS low	4nt <sub>Q</sub> -12+ s ‡		4nto-4+s7-2	ns
100	tw(CEH)	Pulse duration of CAS high	2t <sub>Q</sub> -12		≥: -21Q/⊂10 × °	ns
101	tw(CEL)	Pulse duration of CAS low	21 <sub>Q</sub> - 8		2tg-8	ns
102	td(REL-CE†)	Delay time RAS low to CAS†	4t <sub>Q</sub> -12+ s		4(Q-4+'s	ns

<sup>†</sup> These values are derived from characterization data and are not tested.

NOTE 4: Parameters 95 and 96 have been eliminated.



 $<sup>\</sup>ddagger$  Parameters 87 and 88 also apply to  $\overline{WE},$   $\overline{TR}/\overline{QE},$  and SF relative to  $\overline{RAS}.$ 

<sup>§</sup> s' is 2tQ since both the address cycle and the read data cycle of a read-modify-write will be stretched. See "clock stretch", page 18.

 $<sup>\</sup>P_n$  = number of GSP data cycles in in the memory access.

## local bus timing (continued)





Figure 33. Local Bus Timing (Continued)

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



## CAS-before-RAS refresh: RAS and CASO-CAS3

	DADAMETED	TMS340X-32		TMS340X-40	LINIT
NO.	PARAMETER	TMIN	MAX	MIN MAX	UNIT
76	t <sub>d</sub> (CK1↓-REL) Delay time, RAS low after LCLK1↓		tQ+12	min some stoftons	ns
<b>77</b> ·	td(CK1↓-REH) Delay time, RAS high after LCLK1↓		tQ+12	10+10:	ns
78	td(CK1-↑CEL) Delay time, CAS low after LCLK1↑		tQ+12	**************************************	ns
79	td(CK1 L-CEH) Delay time, CAS high after LCLK1 L		t <sub>Q</sub> + 12	*	ns
102a	td(REL-CE†) Delay time, RAS low to CAS↑	4tQ-12+ s		410-4+3	ns
102b	td(REL-CE†) ■ Delay time, RAS low to CAS†	4tQ - 12		**410=4 ***	ns
103	td(CEL-RE↓) Delay time, CAS low to RAS↓	2tQ-15		2to − 13.5	ns
104	t <sub>d</sub> (REH-CE↓) Delay time, RAS high to CAS↓	2tQ-15+ s		21Q-13.5+s	ns



\*See "clock stretch", page 18.

NOTE A: ALTCH, LAD, RCA, and DDOUT are shown for reference only.

Figure 34. CAS-Before-RAS Refresh: RAS and CAS0-CAS3


The refresh pseudo-address present on LAD0-LAD31 is the output from the 16-bit refresh address register (IO) register located at C000 01F0h) on LAD16-LAD31. LAD0-LAD3 have the refresh status code (Status Code = 0011) and LAD4-LAD15 are held low.



# multiprocessor interface timing: $\overline{\text{GI}}$ , $\overline{\text{ALTCH}}$ , $\overline{\text{RAS}}$ , $\overline{\text{R0}}$ and $\overline{\text{R1}}$

NO.		DADAMETER	TMS3	40X-32	TMS340X-40 ↔	UNIT
	}	PARAMETER	TAIN	MAX	MIN * * MAX	ONII
105	ta(GIV-RQV)	Access time, Gl valid after R0 and R1 valid (see Note 5)		2tQ-40	210-30	ns
j	tsu(GIV-CK1)	Setup time, GI valid before LCLK1 no longer low (see Note 5)	40		35 ( 4 4	ns
106	th(CK1†-GIV)	Hold time, GI valid after LCLK1† (see Note 5)	0		0.3	ns
107	td(CK2†-RQV) +	Delay time, LCLK2† to R0 or R1 valid		tQ+15	10+13.5	ns
108	td(CK2H-RQNV)	Delay time, LCLK2 high to R0 or R1 no longer valid	tQ-15		tQ-13.5	ns

NOTE 5: These timings must be met to insure that the GI input is recognized on this clock cycle.



\*See "clock stretch", page 18.


For a TMS340X to gain control of the local bus during a given cycle, its  $\overline{\text{GI}}$  pin must be low at the start of Q1 (indicating that the bus arbitration logic is granting the bus to this processor).

Figure 35. Multiprocessor Interface Timing: GI, ALTCH, RAS, R0 and R1

# multiprocessor interface timing: high-impedance signals

		TMS	340X-32	TMS340X-40 🛰 >	UNIT
NO.	PARAMETER	MIN	MAX	MIN MAX	Oiti
84	¹d(CK1†-SFV) Delay time, SF valid after LCLK1†	•	t <sub>Q</sub> +22	;	ns
86	td(CK21-SFZ) Delay time, SF high-impedance after LCLK21		tQ+22+s†	# .* 10+20+st	ns
109	Delay time, LAD and RCA high-impedance after LCLK2↓		tQ+22+s†	lQ+20+s1	ns
110	td(CK1†-ADV) Delay time, LAD and RCA valid after LCLK1†		tQ+22		ns
111	Delay time, ALTCH, RAS, CAS, WE, TR/QE, +td(CK1†-CTZ) + HOE, and HDST high-impedance after LCLK1†		tQ+15†	to+13.51	ns
112	td(CK21-CTH)  Delay time, ALTCH, RAS, CAS, WE, TR/QE, HOE, and HDST high-impedance after LCLK21		tQ+15+s	√ tΩ+13.5+s	ns
113	td(CK1†-DIZ) Delay time, DDIN high-impedance after LCLK†		tQ+15†	to+13.5 t	ns
114	td(CK2‡-DIL) Delay time, DDIN low after LCLK2‡ -		tQ+15+s	∴ t <sub>Q</sub> +13.5+s	ns
115	Delay time, DDOUT high-impedance after LCLK2↓		t <sub>Q</sub> +15+s †	tq+13.5+s1	ns
116	td(CK2↓-DOH) Delay time, DDOUT high after LCLK2↓		tQ+15+s	to+13.5+s	ns

<sup>†</sup> These values are derived from characterization data and are not tested.



\*See "clock stretch", page 18.

Figure 36. Multiprocessor Interface Timing: High-impedance Signals



# video shift clock timing: SCLK

NO.		PARAMETER	TMS34	TMS340X-32		UNIT
		PARAMETER	MIN	MAX	XAM. HIN	UNIT
117	tc(SCK)	Period of video serial clock SCLK	35	50	.25** \$ 50	ns
118	¹w(SCKH)	Pulse duration of SCLK high	12		10/3/3	ns
119	tw(SCKL)	Pulse duration of SCLK low	12		10-	ns
120	tr(SCK)	Transition time (rise and fall) of SCLK	2†	5†	2†51	ns

<sup>†</sup> This value is determined through computer simulation and is not tested.




Figure 37. Video Shift Clock Timing: SCLK

# video interface timing: VCLK and video outputs

NO.		PARAMETER	TMS3	40X-32	TMS340X-40 %	
			MIN	MAX	-MIN :: MAX	דואט
123	t <sub>c</sub> (VCK)	Period of video input clock VCLK	62.5	100	-62.5 - ₹ £100∗	ns
124	tw(VCKH)	Pulse duration of VCLK high	28		28	ns
125	tw(VCKL)	Pulse duration of VCLK low	28		28	ns
126	tt(VCK)	Transition time (rise and fall) of VCLK	2 <sup>†</sup>	5†	21-(e): .5t.	ns
127	td(VCKL-HSL)	Delay time, VCLK low to HSYNC, VSYNC, CSYNC/VBLNK or CBLNK/VBLNK low		40	40	ns
128	td(VCKL-HSH)	Delay time, VCLK low to HSYNC, VSYNC, CSYNC/HBLNK, or CBLNK/VBLNK high		40	40	ns
129	th(VCK1-HS1)	Hold time, VCLK to HSYNC, VSYNC, CSYNC/HBLNK, or CBLNK/VBLNK	at		of the same	ns
130	th(VCK↓-HS†)	Hold time, VCLKL to HSYNC, VSYNC, CSYNC/HBLNK, or CBLNK/VBLNK†	ot		ot	ns

<sup>†</sup> This value is determined through computer simulation and is not tested.





Figure 38. Video Interface Timing: VCLK and Video Outputs

## video interface timing: external sync inputs (see Note 6)

NO.				0X-32	TMS340X-40	UNIT
		PARAMETER	MIN	MAX	MIN. MAX	J.111
131	tsu(SL-VCK†)	Setup time, HSYNC, VSYNC, CSYNC low to VCLK†	20		20 👌	ns
132	tsu(SH-VCK†)	Setup time, HSYNC, VSYNC, CSYNC high to VCLK†	20		2007	ns
133	th(VCKH-SV)	Hold time, HSYNC, VSYNC, CSYNC valid after VCLK high	20		20	ns

NOTE 6: Setup and hold times on asynchronous inputs are required only to insure recognition at indicated clock edges.



- NOTES: 7. If the falling edge of the sync signal occurs more than th(VCKH-SV) after VCLK edge A and at least t<sub>SU</sub>(SL-VCKH†) before edge B, the transition will be detected at edge B instead of edge A.
  - 8. If the rising edge of the sync signal occurs more than th(VCKH-SV) after VCLK edge C and at least t<sub>SU</sub>(SH-VCKH†) before edge D, the transition will be detected at edge D instead of edge C.

Figure 39. Video Interface Timing: External Sync Inputs (see Note 6)

## interrupt timing: LINT1 and LINT2

	DADAMETED	TMS34	)X-32	TMS340X-40	UNIT
NO.	PARAMETER	MIN	MIN MAX MIN		Oitii
134	t <sub>su(LINTL-CK2†)</sub> Setup time, LINT1 or LINT2 low before LCL	(2† tQ+45†		10+40 to 100	ns
135	tw(LINTL) Pulse duration of LINT1 or LINT2 low	8tQ <sup>‡</sup>		8tQ <sup>‡</sup> /	ns

- † Although LINT1 and LINT2 may be asynchronous to the TMS340X, this setup insures recognition of the interrupt on this clock edge.
- ‡ This pulse duration minimum insures that the interrupt is recognized by internal logic; however, the level must be maintained until it has been acknowledged by the interrupt service routine.




Figure 40. Interrupt Timing: LINT1 and LINT2

# emulator interface timing

NO.		DADAMETED			TMS340X-40	IINIT
		PARAMETER	MIM	MAX	MIN KAM	5,411
137	tsu(EMV-CK1†)	Setup time, EMU0-EMU2 valid to LCLK1 †	30		25	กร
138	th(EMV-CK1†)	Hold time, EMU0-EMU2 valid after LCLK1†	0		のよべらし	ns
139	td(CK1L-SCV)	Delay time, EMU3 valid after LCLK1 low		25	201	ns
140	th(CK2H-SCNV)	Hold time, LCLK2 high before EMU3 not valid	t <sub>Q</sub> -15		10-135 (4) / 特	ns





Figure 41. Emulator Interface Timing

#### **MECHANICAL DATA**

## PCM144 JEDEC metric plastic quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting and leads are spaced on 0,65 mm centers with an 0,80 mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Maximum deviation from coplanarity is 0,1 mm.



B. All dimensions and notes for JEDEC outline MO-xxxx apply.

			L