

TS 68000

HMOS HIGH DENSITY N-CHANNEL SILICON-GATE DEPLETION LOAD 16/32 BIT MICROPROCESSOR

DESCRIPTION

The TS 68000 is the first implementation of the 68000 16/32 microprocessor architecture. The TS 68000 has a 16-bit data bus and 24-bit address bus. It is completely code-compatible with the TS 68008 8-bit data bus implementation of the 68000 and is downward code-compatible with the TS 68020 32-bit implementation of the architecture. Any user-mode programs written using the TS 68000 instruction set will run unchanged on the TS 68008 and TS 68020. This is possible because the user programming model is identical for all three processors and the instruction sets are proper sub-sets of the complete architecture.


MAIN FEATURES

- 16/32-bit data and address register.
- 16 megabytes direct addressing range.
- 56 powerful instruction types.
- Operations on five main data types.
- Memory mapped I/O.
- 14 addressing modes.
- 3 available versions : 8 / 10 and 12.5 MHz.
- Military temperature range :
-55°C / +125°C (8 / 10 and 12.5 MHz).
- Power supply : 5.0 V_{DC} ± 5 %.

SCREENING / QUALITY

This product is manufactured in full compliance with :

- CECC 90000 (class B, quality assessment level Y).
- MIL-STD-883 class B.
- DESC 82021.
- TCS standard.



SUMMARY

- 1 - SCOPE
- 2 - APPLICABLE DOCUMENTS
- 3 - REQUIREMENTS
 - 3.1 - General
 - 3.2 - Design and construction
 - 3.3 - Electrical requirements
 - 3.4 - Mechanical and environment
 - 3.5 - Marking
 - 3.6 - Thermal characteristics
- 4 - QUALITY CONFORMANCE INSPECTION
 - 4.1 - DESC / MIL-STD-883
 - 4.2 - CECC
- 5 - ELECTRICAL CHARACTERISTICS
 - 5.1 - General requirements
 - 5.2 - Test conditions specific to the device
- 6 - FUNCTIONAL DESCRIPTION
 - 6.1 - General description
 - 6.2 - Memory organization
 - 6.3 - Addressing modes and data types
 - 6.4 - Instruction set overview
 - 6.5 - Designation of the terminals
 - 6.6 - Initialisation of the device
 - 6.7 - Detailed block diagram
 - 6.8 - Signal description
 - 6.9 - Interface with 6800 peripherals
- 7 - PREPARATION FOR DELIVERY
 - 7.1 - Packaging
 - 7.2 - Certificate of compliance
- 8 - HANDLING
- 9 - PACKAGE MECHANICAL DATA
 - 9.1 - 68 pins - Pin Grid Array
 - 9.2 - 64 pins - Ceramic DIL
 - 9.3 - 68 pins - Leadless Ceramic Chip Carrier
 - 9.4 - 68 pins - Leaded Ceramic Chip Carrier
- 10 - TERMINAL CONNECTIONS
 - 10.1 - 68 pins - Pin Grid Array
 - 10.2 - 64 pins - Ceramic Side Brazed Package
 - 10.3 - 68 pins - Leaded and Leadless Ceramic Chip Carrier (LDCC on request)
- 11 - ORDERING INFORMATION
 - 11.1 - CECC
 - 11.2 - MIL-STD-883
 - 11.3 - DESC
 - 11.4 - Standard product

■ 9026872 0003914 469 ■



1 - SCOPE

This drawing describes the specific requirements for the microprocessor 68000, 8, 10 and 12.5 MHz in compliance either with MIL-STD-883 class B rev C, CECC 90000 class B or TCS STANDARD.

2 - APPLICABLE DOCUMENTS**2.1 - MIL-STD-883**

- 1) MIL-STD-883 : test methods and procedures for electronics.
- 2) MIL-PRF-38535 appendix A : general specifications for microcircuits.
- 3) Desc Drawing 8202102 (8 MHz) - 8202103 (10 MHz) - 8202104 (12.5 MHz).

2.2 - CECC 90000

- 1) CECC 90000.
- 2) Specification CECC 90110-001 8 / 10 and 12.5 MHz.

3 - REQUIREMENTS**3.1 - General**

The microcircuits are in accordance with the applicable document and as specified herein.

3.2 - Design and construction**3.2.1 - Terminal connections**

Depending on the package, the terminal connections shall be as shown in § 10.

3.2.2 - Lead material and finish

Lead material and finish shall be any option of MIL-STD-1895.

3.2.3 - Package

The microcircuits are packaged in a hermetically sealed ceramic package which is conformed to case outlines of MIL-STD-1835 (when defined).

- 64 lead DIL / SB - C8 - C7
- 68 lead LDCC - W8 (on request)
- 68 lead LCCC - E8 - E7
- 68 lead PGA - R8 - R7

The precise case outlines are described in § 9 of this document.

3.3 - Electrical requirements**3.3.1 - Absolute maximum ratings**

Symbol	Characteristics	Conditions	Min	Max	Unit
V _{CC}	Supply voltage		-0.3	+7	V
V _I	Input voltage		-0.3	+7	V
T _{stg}	Storage temperature		-65	+150	°C
P _D	Power dissipation	T _{case} = -55°C for 8 - 10 - 12.5 MHz		1.75	W
		T _{case} = +125°C for 8 - 10 MHz for 12.5 MHz		1.5 1.7	W W
T _j	Junction temperature			170	°C
T _{leads}	Lead temperature	max soldering 5 seconds		270	°C
T _{case}	Operating temperature - see Note	T _{case} 8 - 10 - 12.5 MHz	-55	+125	°C

Note : T_{case} could be -40°C / +85°C or 0°C / +70°C as specified in ordering information § 11.4.

■ 9026872 0003915 3T5 ■



3.3.2 - Recommended operating conditions

Symbol	Characteristics and conditions	Operating ranges		
		Min	Max	Unit
V _{CC}	Supply voltage	4.75	5.25	V
V _{IH}	High level input voltage	2		V
V _{IL}	Low level input voltage		0.8	V
f	Frequency of operation - 8 MHz part - 10 MHz part - 12.5 MHz part	2 2 4	8 10 12.5	MHz MHz MHz
T _{case}	Case operating temperature range - see Note T _{case} 8 - 10 - 12.5 MHz part	-55	+125	°C
t _r	Clock rise time		10	ns
t _f	Clock fall time		10	ns

Note : T_{case} could be -40°C / +85°C or 0°C / +70°C as specified in ordering information § 11.4.

3.3.3 - Electrical performance conditions

The electrical performance characteristics are specified in tables 1 and are applied over full operating temperature range unless otherwise specified (see § 11).

3.4 - Mechanical and environment

The microcircuit shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices or CECC 90000 devices.

3.5 - Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following informations as minimum :

3.5.1 - Thomson logo**3.5.2 - Manufacturer's part number****3.5.3 - Class B identification****3.5.4 - Date-code of inspection lot****3.5.5 - ESD identifier if available****3.5.6 - Country of manufacturing**

■ 9026872 0003916 231 ■



3.6 · Thermal characteristics

Package	Symbol	Parameter	Value	Unit
DIL 64	θ_{J-A}	Thermal resistance Junction to Ambient	25	°C/W
	θ_{J-C}	Thermal resistance Junction to Case	6	°C/W
PGA 68	θ_{J-A}	Thermal resistance Junction to Ambient	30	°C/W
	θ_{J-C}	Thermal resistance Junction to Case	6	°C/W
LCCC 68	θ_{J-A}	Thermal resistance Junction to Ambient	40	°C/W
	θ_{J-C}	Thermal resistance Junction to Case	8	°C/W
LDCC 68	θ_{J-A}	Thermal resistance Junction to Ambient	50	°C/W
	θ_{J-C}	Thermal resistance Junction to Case	10	°C/W
CQFP 68	θ_{J-A}	Thermal resistance Junction to Ambient	40	°C/W
	θ_{J-C}	Thermal resistance Junction to Case	8	°C/W

Power considerations

The average chip-junction temperature, T_J , in °C can be obtained from :

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = $P_{INT} + P_{I/O}$

P_{INT} = $I_{CC} \times V_{CC}$, Watts — Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is :

$$P_D = K : (T_J + 273) \quad (2)$$

Solving equations (1) and (2) for K gives :

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}). These terms are related by the equation :

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

■ 9026872 0003917 178 ■

4 - QUALITY CONFORMANCE INSPECTION

4.1 - DESC/MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each inspection lot. Group C and D inspection are performed on a periodic basis in accordance with method 5005 of MIL-STD-883.

4.2 - CECC

Is in accordance with CECC 90000. Group A and B inspection are performed on each inspection lot as specified in CECC 90110-001. Group C inspection is performed on a periodic basis in accordance with CECC 90110-001.

5 - ELECTRICAL CHARACTERISTICS

5.1 - General requirements

All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurement conditions are given below :

- Table 1A : Static electrical characteristics for all electrical variants.
- Table 1B : Dynamic electrical characteristics for TS 68000-8 (8 MHz).
- Table 1C : Dynamic electrical characteristics for TS 68000-10 (10 MHz).
- Table 1D : Dynamic electrical characteristics for TS 68000-12 (12.5 MHz).

For static characteristics (table 1A), test methods refer to IEC 748-2 method number, where existing.

For dynamic characteristics, test methods refer to § 5.2 of this specification (tables 1B, 1C and 1D).

Indication of «min.» or «max.» in the column «Test temperature» means minimum or maximum operating temperature as defined in sub-clause 3.3.3 here above.

5.2 - Test conditions specific to the device

5.2.1 - Loading network

The applicable loading network shall be as defined in column «Test conditions» of tables 1B, 1C and 1D referring to the loading network number as shown in figures 1A and 1B below.




Figure 1A : Passive loads.




Figure 1B : Active loads.

Load NBR	Figure	R ₁	R _n	C ₁ *	Output application
1	1A	—	910 Ω	130 pF	RESET
2	1A	—	2.9 kΩ	70 pF	HALT
3	1B	6.0 k	1.22 kΩ	130 pF	A1 to A23 \overline{BG} and FC0 to FC2
4	1B	6.0 k	740 Ω	130 pF	All other outputs

* C₁ includes all parasitic capacitances of test machines.

9026872 0003918 004




Figure 3: Write cycle timing.




Figure 4: AC electrical waveforms - bus arbitration.

9026872 0003920 762




Figure 5 : Enable / interface timing.

5

5.2.3 - Input and output signals for dynamic measurements

a) Input pulse characteristics

Where input pulse generator is loaded by only a 50 Ω resistor, the input pulse characteristics shall be as shown in figure 6.




Figure 6 : Input pulse characteristics.

b) Time measurement input voltage references

Input voltages which are taken as reference for time measurement shall be :

$V_{IL} = 0.8 \text{ V}$

$V_{IH} = 2.0 \text{ V}$

c) Time measurement output voltage reference for valid state output

Where output is (or becomes to) valid state, the output voltages which are taken as reference for time measurements, shall be as shown in figure 7.




Figure 7 : Output voltage references.

5.2.4 - Referred notes to the tables 1x

The following notes shall apply where referred into the tables 1B, 1C and 1D.

Note 1 : If the asynchronous setup time (47) requirements are satisfied, the \overline{DTACK} low-to-data setup time (31) requirement can be ignored. The data must only satisfy the data-in to clock-low setup time (27) for the following cycle.

Note 2 : Where «CLKS» is stated as unit time limit, the relevant time in nanoseconds shall be calculated as the actual cycle time of clock signal input multiply by the given number of CLKS limits.

Note 3 : For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.

Note 4 : Actual value depends on actual period.

Note 5 : If 47 is satisfied for both \overline{DTACK} and \overline{BERR} , 48 may be ignored. In absence of \overline{DTACK} , \overline{BERR} is an asynchronous input using the asynchronous input set up time (47).

Note 6 : The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.

Note 7 : The falling edge of S6 triggers both the negation of the strobes (\overline{AS} , and $\overline{LDS/UDS}$) and the falling edge of E. either of these events can occur first depending upon the loading on each signal. Specification 49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

Note 8 : When \overline{AS} and \overline{RW} are equally loaded ($\pm 20\%$), subtract 10 nanoseconds from the values in these columns.

Note 9 : This value should be treated as a minimum for design purpose. For the conformance testing the value shall be regarded as the maximum time.

Table 1A - Static characteristics

Test Nbr	Symbol	Parameter	Ref Nbr (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
1	I _{CC}	Supply current	41	V _{CC} = 5.25 V	25°C	—	335	mA
					max			
					min			
2	V _{OL} (1)	Low level output voltage for : A ₁ to A ₂₃ FC ₀ to FC ₂ ; BG	37	V _{CC} = 4.75 V I _{OL} = 3.2 mA	25°C	—	0.5	V
					max			
					min			
3	V _{OL} (2)	Low level output voltage for : HALT	37	V _{CC} = 4.75 V I _{OL} = 1.6 mA	25°C	—	0.5	V
					max			
					min			
4	V _{OL} (3)	Low level output voltage for : AS ; RW : D ₀ to D ₁₅ UDS ; LDS ; VMA and E	37	V _{CC} = 4.75 V I _{OL} = 5.3 mA	25°C	—	0.5	V
					max			
					min			
5	V _{OL} (4)	Low level output voltage for : RESET	37	V _{CC} = 4.75 V I _{OL} = 5.0 mA	25°C	—	0.5	V
					max			
					min			
6	V _{OH}	High level output voltage for all outputs	37	V _{CC} = 4.75 V I _{OH} = -400 μA	25°C	2.4	—	V
					max			
					min			
7	I _{IH} (1)	High level input current for all inputs excepted HALT and RESET	38	V _{CC} = 5.25 V V _{IN} = 5.25 V	25°C	—	2.5	μA
					max			
					min			
8	I _{IL} (1)	Low level input current for all inputs excepted HALT and RESET	38	V _{CC} = 5.25 V V _{IN} = 0	25°C	- 2.5	—	μA
					max			
					min			
9	I _{IH} (2)	High level input current for : HALT and RESET	38	V _{CC} = 5.25 V V _{IN} = 5.25 V	25°C	—	20	μA
					max			
					min			
10	I _{IL} (2)	Low level input current for : HALT and RESET	38	V _{CC} = 5.25 V V _{IN} = 0 V	25°C	- 20	—	μA
					max			
					min			
11	I _{OZH}	High level output three-state leakage current for all outputs	—	V _{CC} = 5.25 V V _{OH} = 2.4 V	25°C	—	20	μA
					max			
					min			

(*) Measurement method : see § 5.1.

Table 1A - Static characteristics (continued)

Test Nbr	Symbol	Parameter	Ref Nbr (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
12	IOLZ	Low level output three-state leakage current for all outputs	—	V _{CC} = 5.25 V V _{OL} = 0.4 V	25°C	—	20	μA
					max			
					min			
13	V _{IH}	High level input voltage for all inputs	—	V _{CC} = 4.75 V	25°C	2.0	—	V
					max			
					min			
14	V _{IL}	Low level input voltage for all inputs	—	V _{CC} = 4.75 V	25°C	—	0.8	V
					max			
					min			
14A	C _{in}	Input capacitance (all inputs)	11	Reverse voltage = 0 V f = 1.0 MHz	25°C	—	25	pF
					max	—	NA	—
					min	—	NA	—
14B	C _{out}	Output capacitance (all outputs)	11	Reverse voltage = 0 V f = 1.0 MHz	25°C	—	20	pF
					max	—	NA	—
					min	—	NA	—
14C	V _{test}	Internal protection Transient energy rating	—	See 5.2 of this DS 5 cycles	25°C	- 500	+ 500	V

(*) Measurement method : see § 5.1.

Table 1B - Dynamic characteristics - TS 68000-8

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
27	t _{su} (D1CL)	Set-up time Data-in to clock low (Note 1)	2	See 5.2.3 (a) to (c) f _c = 8 MHz	25°C	15	—	ns
					max			
					min			
47	t _{su} (SDTCL)	Set-up time DTACK low to clock low (Note 1)	2	Idem test 27	25°C	15	—	ns
					max			
					min			
47	t _{su} (SBRCL)	Set-up time BR low to clock low (Note 1)	2	Idem test 27	25°C	15	—	ns
					max			
					min			
47	t _{su} (SBGCL)	Set-up time BGACK low to clock low (Note 1)	2	Idem test 27	25°C	15	—	ns
					max			
					min			
47	t _{su} (SVPACL)	Set-up time VPA low to clock low (Note 1)	2	Idem test 27	25°C	15	—	ns
					max			
					min			
47	t _{su} (SBERCL)	Set-up time BERR low to clock low (Note 1)	2	Idem test 27	25°C	15	—	ns
					max			
					min			
2	t _w (CL)	Clock width low	2	Idem test 27	25°C	55	125	ns
					max			
					min			
3	t _w (CH)	Clock width high	2	Idem test 27	25°C	55	125	ns
					max			
					min			
6A	t _{PLH} t _{PHL} (CHFCV)	Propagation time clock high to FC valid	2	Idem test 27 Load : 3	25°C	—	70	ns
					max			
					min			

(*) Measurement method : see § 5.1.

Referred notes are given in § 5.2.4 (before Table 1A).

9026872 0003923 471

Table 1B - Dynamic characteristics - TS 68000-8 (continued)

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
9	tPHL (CHSLX)	Propagation time clock high to AS low	2	Idem test 27 Load : 4	25°C	—	60 Note 3	ns
					max			
					min			
9	tPHL (CHSL)	Propagation time CLK high to LDS, UDS low	2	Idem test 27 Load : 4	25°C	—	60 Note 3	ns
					max			
					min			
12	tPLH (CLSH)	Propagation time CLK low to AS high	2	Idem test 27 Load : 4	25°C	—	70 Note 3	ns
					max			
					min			
12	tPLH (CLSH)	Propagation time CLK low to LDS, UDS high	2	Idem test 27 Load : 4	25°C	—	70 Note 3	ns
					max			
					min			
18	tPLH (CHRHX)	Propagation time CLK high to RW high	2	Idem test 27 Load : 4	25°C	—	70 Note 3	ns
					max			
					min			
20	tPHL (CHRL)	Propagation time CLK high to RW low	3	Idem test 27 Load : 4	25°C	—	70 Note 3	ns
					max			
					min			
23	tPZL tPZH (CLDO)	Propagation time CLK low to Data-out valid	3	Idem test 27 Load : 4	25°C	—	70 Note 3	ns
					max			
					min			
6	tPZL tPZH (CLAV)	Propagation time CLK low to Address valid	2	Idem test 27 Load : 3	25°C	—	70	ns
					max			
					min			
32	tHRRF	RESET / HALT input transition time	2 - 3	Idem test 27	25°C	—	200	ns
					max			
					min			
33	tPHL (CHGL)	Propagation time CLK high to BG low	4	Idem test 27 Load : 3	25°C	—	70	ns
					max			
					min			
34	tPLH (CHGH)	Propagation time CLK high to BG high	4	Idem test 27 Load : 3	25°C	—	70	ns
					max			
					min			
40	tPHL (CLVM)	Propagation time CLK low to VMA low	5	Idem test 27 Load : 4	25°C	—	70	ns
					max			
					min			
41	tPHL (CLE)	Propagation time CLK low to E low	5	Idem test 27 Load : 4	25°C	—	70	ns
					max			
					min			
8	th (SHAZ)	Hold time CLK high to Address	2	Idem test 27 Load : 3	25°C	0	—	ns
					max			
					min			
11	tsu (AVSL)	Set-up time Address valid to AS, LDS, UDS low	2	Idem test 27 Load : 4	25°C	30 Note 4	—	ns
					max			
					min			
35	tPHL (BRLGL)	Propagation time BR low to BG low	4	Idem test 27 Load : 3	25°C	1.5	3.5 + 90	CLKS Note 2 ns
					max			
					min			
37	tPLH (GALEH)	Propagation time BGACK low to BG high	4	Idem test 27 Load : 3	25°C	1.5	3.5 + 90	CLKS Note 2 ns
					max			
					min			

(*) Measurement method : see § 5.1.
 Referred notes are given in § 5.2.4 (before Table 1A).

9026872 0003924 308

Table 1B - Dynamic characteristics - TS 68000-8 (continued)

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
48	t_{su} (BELDAL)	Set-up time BERR low to DTACK low	3	Idem test 27	25°C	20	—	ns
					max			
					min			
48	t_{su} (BELDAL)	Set-up time BERR low to DTACK low	2	Idem test 27	25°C	20	—	ns
					max			
					min			
26	t_h (DOSL)	Hold time Data-out valid to LDS, UDS low	3	Idem test 27 Load : 4	25°C	30	—	ns
					max			
					min			

(*) Measurement method : see § 5.1.

Referred notes are given in § 5.2.4 (before Table 1A).

Table 1C - Dynamic characteristics - TS 68000-10

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
27	t_{su} (DIDL)	Set-up time Data-in to clock low (Note 1)	2	See 5.2.3 (a) to (c) $f_c = 10$ MHz	25°C	10	—	ns
					max			
					min			
47	t_{su} (SDTCL)	Set-up time DTACK low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBRCL)	Set-up time BR low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBGCL)	Set-up time BGACK low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SVPACL)	Set-up time VPA low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBERCL)	Set-up time BERR low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
2	t_w (CL)	Clock width low	2	Idem test 27	25°C	45	125	ns
					max			
					min			
3	t_w (CH)	Clock width high	2	Idem test 27	25°C	45	125	ns
					max			
					min			
6A	t_{PLH} t_{PHL} (CHFCV)	Propagation time clock high to FC valid	2	Idem test 27 Load : 3	25°C	—	60	ns
					max			
					min			
9	t_{PHL} (CHSLX)	Propagation time clock high to AS low	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
9	t_{PHL} (CHSL)	Propagation time CLK high to LDS, UDS low	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
12	t_{PLH} (CLSH)	Propagation time CLK low to AS high	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			

(*) Measurement method : see § 5.1.

Referred notes are given in § 5.2.4 (before Table 1A).

5

9026872 0003925 244

Table 1C - Dynamic characteristics - TS 68000-10 (continued)

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
12	t _{PLH} (CLSH)	Propagation time CLK low to LDS, UDS high	2	Idem test 27 Load : 4	25°C	—	55 Note 3	ns
					max			
					min			
18	t _{PLH} (CHRHX)	Propagation time CLK high to R/W high	2	Idem test 27 Load : 4	25°C	—	60 Note 3	ns
					max			
					min			
20	t _{PHL} (CHRL)	Propagation time CLK high to R/W low	3	Idem test 27 Load : 4	25°C	—	60 Note 3	ns
					max			
					min			
23	t _{PZL} t _{PZH} (CLDO)	Propagation time CLK low to Data-out valid	3	Idem test 27 Load : 4	25°C	—	55 Note 3	ns
					max			
					min			
6	t _{PZL} t _{PZH} (CLAV)	Propagation time CLK low to Address valid	2	Idem test 27 Load : 4	25°C	—	60	ns
					max			
					min			
32	t _{HRRF} (CHGL)	RESET / HALT transition time	2 - 3	Idem test 27	25°C	—	200	ns
					max			
					min			
33	t _{PHL} (CHGL)	Propagation time CLK high to BG low	4	Idem test 27 Load : 3	25°C	—	60	ns
					max			
					min			
34	t _{PLH} (CHGH)	Propagation time CLK high to BG high	4	Idem test 27 Load : 3	25°C	—	60	ns
					max			
					min			
40	t _{PHL} (CLVM)	Propagation time CLK low to VMA low	5	Idem test 27 Load : 4	25°C	—	70	ns
					max			
					min			
41	t _{PHL} (CLE)	Propagation time CLK low to E low	5	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
8	t _h (SHAZ)	Hold time CLK high to Address	2	Idem test 27 Load : 3	25°C	0	—	ns
					max			
					min			
11	t _{su} (AVSL)	Set-up time Address valid to AS, LDS, UDS low	2	Idem test 27 Load : 4	25°C	20 Note 4	—	ns
					max			
					min			
35	t _{PHL} (BRLGL)	Propagation time BR low to BG low	4	Idem test 27 Load : 3	25°C	1.5 —	3.5 + 80	CLKS Note 2 ns
					max			
					min			
37	t _{PLH} (GALGH)	Propagation time BGACK low to BG high	4	Idem test 27 Load : 3	25°C	1.5 —	3.5 + 80	CLKS Note 2 ns
					max			
					min			
48	t _{su} (BELDAL)	Set-up time BERR low to DTACK low	3	Idem test 27	25°C	20 Note 5	—	ns
					max			
					min			
48	t _{su} (BELDAL)	Set-up time BERR low to DTACK low	2	Idem test 27	25°C	20 Note 5	—	ns
					max			
					min			
26	t _h (DOSL)	Hold time Data-out valid to LDS, UDS low	3	Idem test 27 Load : 4	25°C	20 Note 4	—	ns
					max			
					min			

(*) Measurement method : see § 5.1.

Referred notes are given in § 5.2.4 (before Table 1A).

■ 9026872 0003926 180 ■



Table 1D - Dynamic characteristics - TS 68000-12

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
27	t_{su} (D1CL)	Set-up time Data-in to clock low (Note 1)	2	See 5.2.3 (a) to (c) $f_c = 12$ MHz	25°C	10	—	ns
					max			
					min			
47	t_{su} (SDTCL)	Set-up time DTACK low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBRCL)	Set-up time BR low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBGCL)	Set-up time BGACK low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SVPACL)	Set-up time VPA low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
47	t_{su} (SBERCL)	Set-up time BERR low to clock low (Note 1)	2	Idem test 27	25°C	10	—	ns
					max			
					min			
2	t_w (CL)	Clock width low	2	Idem test 27	25°C	35	125	ns
					max			
					min			
3	t_w (CH)	Clock width high	2	Idem test 27	25°C	35	125	ns
					max			
					min			
6A	t_{PLH} t_{PHL} (CHFCV)	Propagation time clock high to FC valid	2	Idem test 27 Load : 3	25°C	—	55	ns
					max			
					min			
9	t_{PHL} (CHSLX)	Propagation time clock high to AS low	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
9	t_{PHL} (CHSL)	Propagation time CLK high to LDS, UDS low	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
12	t_{PLH} (CLSH)	Propagation time CLK low to AS high	2	Idem test 27 Load : 4	25°C	—	50	ns
					max			
					min			
12	t_{PLH} (CLSH)	Propagation time CLK low to LDS, UDS high	2	Idem test 27 Load : 4	25°C	—	50	ns
					max			
					min			
18	t_{PLH} (CHRHX)	Propagation time CLK high to R/W high	2	Idem test 27 Load : 4	25°C	—	60	ns
					max			
					min			
20	t_{PHL} (CHRL)	Propagation time CLK high to R/W low	3	Idem test 27 Load : 4	25°C	—	60	ns
					max			
					min			
23	t_{PZL} t_{PZH} (CLDO)	Propagation time CLK low to Data-out valid	3	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			
6	t_{PZL} t_{PZH} (CLAV)	Propagation time CLK low to Address valid	2	Idem test 27 Load : 4	25°C	—	55	ns
					max			
					min			

(*) Measurement method : see § 5.1.

Referred notes are given in § 5.2.4 (before Table 1A).

9026872 0003927 017

Table 1D - Dynamic characteristics - TS 68000-12 (continued)

Test Nbr	Symbol	Parameter	Figure Number (*)	Test Conditions	Test Temp.	Limits		Unit
						Min	Max	
32	t _{HRRF}	RESET / HALT transition time	2 - 3	Idem test 27	25°C	—	150	ns
					max			
					min			
33	t _{PHL} (CHGL)	Propagation time CLK high to \overline{BG} low	4	Idem test 27 Load : 3	25°C	—	50	ns
					max			
					min			
34	t _{PLH} (CHGH)	Propagation time CLK high to BG high	4	Idem test 27 Load : 3	25°C	—	50	ns
					max			
					min			
40	t _{PHL} (CLVM)	Propagation time CLK low to VMA low	5	Idem test 27 Load : 4	25°C	—	70	ns
					max			
					min			
41	t _{PHL} (CLE)	Propagation time CLK low to \overline{E} low	5	Idem test 27 Load : 4	25°C	—	45	ns
					max			
					min			
8	t _h (SHAZ)	Hold time CLK high to Address	2	Idem test 27 Load : 3	25°C	0	—	ns
					max			
					min			
11	t _{su} (AVSL)	Set-up time Address valid to AS, LDS, UDS low	2	Idem test 27 Load : 4	25°C	15 Note 4	—	ns
					max			
					min			
35	t _{PHL} (BRLGL)	Propagation time BR low to \overline{BG} low	4	Idem test 27 Load : 3	25°C	1.5	3.5	CLKS Note 2 ns
					max			
					min			
37	t _{PLH} (GALGH)	Propagation time \overline{BGACK} low to \overline{BG} high	4	Idem test 27 Load : 3	25°C	1.5	3.5	CLKS Note 2 ns
					max			
					min			
48	t _{su} (BELDAL)	Set-up time BERR low to DTACK low	3	Idem test 27	25°C	20 Note 5	—	ns
					max			
					min			
48	t _{su} (BELDAL)	Set-up time BERR low to DTACK low	2	Idem test 27	25°C	20 Note 5	—	ns
					max			
					min			
26	t _h (DOSL)	Hold time Data-out valid to LDS, UDS low	3	Idem test 27 Load : 4	25°C	15 Note 4	—	ns
					max			
					min			

(*) Measurement method : see § 5.1.
 Referred notes are given in § 5.2.4 (before Table 1A).

Table 2 - AC electrical specification - clock timing (see Figure 8)

Symbol	Parameter	8 MHz		10 MHz		12.5 MHz		Unit
		Min	Max	Min	Max	Min	Max	
f	Frequency of operation	2.0	8.0	2.0	10.0	4.0	12.5	MHz
t _{cyc}	Cycle time	125	250	100	250	80	250	ns
t _{CL} t _{CH}	Clock pulse width	55 55	125 125	45 45	125 125	35 35	125 125	ns
t _{Cr} t _{Cf}	Rise and fall time		10 10		10 10		10 10	ns

9026872 0003928 T53




Figure 8 : Clock input timing diagram.

Note : Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

6 · FUNCTIONAL DESCRIPTION

6.1 · General description

The TS 68000 is the first of a family of VLSI microprocessor. It combines state of the art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor.

The TS 68000 is a fully implemented 16-bit microprocessor with 32-bit registers a rich basic instruction set, and versatile addressing modes.

The TS 68000 possesses an asynchronous bus structure with a 24-bit address bus and a 16-bit data bus.

The resources available to the TS 68000 user consist of the following :

- 17 32-bit data and address registers,
- 16 megabyte direct addressing range,
- 56 powerful instruction types,
- operations on five main data types,
- memory mapped I/O,
- 14 addressing modes.

As shown in the programming model (figure 9), the TS 68000 offers seventeen 32-bit registers, a 32-bit program counter, and a 16-bit status register. The first eight registers (D0-D7) are used as data register for byte (8-bit), word (16-bit), and long word (32-bit) operations. The second set of seven registers (A0-A6) and the system stack pointers may be used as software stack pointers and base address registers. In addition, the registers may be used for word and long word operations. All of the 17 registers may be used as index registers.

The status register (figure 10) contains the interrupt mask (eight levels available) as well as the condition code extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and in a supervisor (S) or user state.

■ 9026872 0003929 99T ■




Figure 9 : Programming model.




Figure 10 : Status register.

6.2 - Memory organization

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in figure 11. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (even), then the second word of that datum is located at address $n + 2$.





Figure 11 : Word organization in memory.


The data types supported by TS 68000 are: bit data, integer data of 8, 16 or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in figure 12. The numbers indicate the order in which the data would be accessed from the processor.

■ 9026872 0003930 601 ■


Bit Data - 1 Byte = 8 Bits




Integer Data - 1 Byte = 8 Bits




1 Word = 16 Bits



1 Long Word = 32 Bits




Address - 1 Address = 32 Bits



MSB = Most Significant Bit

LSB = Least Significant Bit

Decimal Data - 2 Binary Coded Decimal Digits = 1 Byte



MSD = Most Significant Digit

LSB = Least Significant Digit

Figure 12: Memory data organization.

5

6.3 - Addressing modes and data types

Five basic data are supported. These data types are :

- Bits,
- BCD Digits (4 bits),
- Bytes (8 bits),
- Words (16 bits),
- Long Words (32 bits).

In addition, operations on other data types such as memory addresses, status word data, etc... are provided in the instruction set.

The 14 address modes, shown in table 3, include six basic types :

- Register Direct,
- Register Indirect,
- Absolute,
- Program Counter Relative,
- Immediate,
- Implied.

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting, and indexing. The program counter relative mode can also be modified via indexing and offsetting.

Table 3 - Addressing modes

Mode	Generation
Register direct addressing Data register direct Address register direct	EA = Dn EA = An
Absolute data addressing Absolute short Absolute long	EA = (Next word) EA = (Next two words)
Program counter relative addressing Relative with offset Relative with index and offset	EA = (PC) + d ₁₆ EA = (PC) + (Xn) + d ₈
Register indirect addressing Register indirect Postincrement register indirect Predecrement register indirect Register indirect with offset Indexed register indirect with offset	EA = (An) EA = (An), An ← An + N An ← An - N, EA = (An) EA = (An) + d ₁₆ EA = (An) + (Xn) + d ₈
Immediate data addressing Immediate Quick immediate	DATA = Next word(s) Inherent data
Implied addressing Implied register	EA = SR, USP, SP, PC

Notes :

EA : Effective Address.
 An : Address Register.
 Dn : Data Register.
 Xn : Address or Data Register Used as Index Register.
 SR : Status Register.
 PC : Program Counter.
 () : Contents of.
 d₈ : 8-Bit Offset (Displacement).
 d₁₆ : 16-Bit Offset (Displacement).
 N : 1 for byte, 2 for word, and 4 for long word. If An is the stack pointer and the operand size is byte, N = 2 to keep the stack pointer on a word boundary.
 ← : Replaces.

■ 9026872 0003932 484 ■

6.4 - Instruction set overview

The TS 68000 instruction set is shown in table 4. Some additional instructions are variations, or subsets, of these and they appear in table 5. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can be used any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned, multiply and divide, «quick» arithmetic operations, BCD arithmetic, and expanded operation (through traps).

Table 4 - Instruction set summary

Mnemonic	Description
ABCD	Add Decimal With Extend
ADD	Add
AND	Logical And
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
Bcc	Branch Conditionally
BCHG	Bit Test and Change
BCLR	Bit Test and Clear
BRA	Branch Always
BSET	Bit Test and Set
BSR	Branch to Subroutine
BTST	Bit Test
CHK	Check Register Against Bounds
CLR	Clear Operand
CMP	Compare
DBcc	Test Condition, Decrement and Branch
DIVS	Signed Divide
DIVU	Unsigned Divide
EOR	Exclusive Or
EXG	Exchange Registers
EXT	Sign Extend
JMP	Jump
JSR	Jump to Subroutine
LEA	Load Effective Address
LINK	Link Stack
LSL	Logical Shift Left
LSR	Logical Shift Right

Mnemonic	Description
MOVE	Move
MULS	Signed Multiply
MULU	Unsigned Multiply
NBCD	Negate Decimal with Extend
NEG	Negate
NOP	No Operation
NOT	One's Complement
OR	Logical Or
PEA	Push Effective Address
RESET	Reset External Devices
ROL	Rotate Left without Extend
ROR	Rotate Right without Extend
ROXL	Rotate Left with Extend
ROXR	Rotate Right with Extend
RTE	Return from Exception
RTR	Return and Restore
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditional
STOP	Stop
SUB	Subtract
SWAP	Swap Data Register Halves
TAS	Test and Set Operand
TRAP	Trap
TRAPV	Trap on Overflow
TST	Test
UNLK	Unlink

Table 5 - Variation of instruction types

Instruction type	Variation	Description
ADD	ADD ADDA ADDQ ADDI ADDX	Add Add Address Add Quick Add Immediate Add with Extend
AND	AND ANDI ANDI to CCR ANDI to SR	Logical And And Immediate And Immediate to Condition Codes And Immediate to Status Register
CMP	CMP CMPA CMPM CMPI	Compare Compare Address Compare Memory Compare Immediate
EOR	EOR EORI EORI to CCR EORI to SR	Exclusive Or Exclusive Or Immediate Exclusive Or Immediate to Condition Codes Exclusive Or Immediate to Status Register

Instruction type	Variation	Description
MOVE	MOVE MOVEA MOVEM MOVEP MOVEQ MOVE from SR MOVE to SR MOVEA to CCR MOVE USP	Move Move Address Move Multiple Registers Move Peripheral Data Move Quick Move from Status Register Move to Status Register Move to Condition Codes Move User Stack Pointer
NEG	NEG NEGX	Negate Negate with Extend
OR	OR ORI ORI to CCR ORI to SR	Logical Or Or Immediate Or Immediate to Condition Codes Or Immediate to Status Register
SUB	SUB SUBA SUBI SUBQ SUBX	Subtract Subtract Address Subtract Immediate Subtract Quick Subtract with Extend

9026872 0003933 310

6.5 - Designation of the terminals

The function, category and relevant symbol of each terminal of the device are given in the following table 6.

Table 6

Symbol	Function	Category
VCC	Power supply (2 terminals)	Supply terminals
VGND	Power supply (2 terminals)	
FC0 to FC2	Processor status	Outputs
$\overline{\text{IPL0}}$ to $\overline{\text{IPL2}}$	Interrupt control	Inputs
A1 to A23	Address Bus	Outputs
$\overline{\text{AS}}$	Asynchronous Bus Control	Outputs
$\overline{\text{R/W}}$		
$\overline{\text{UDS}}$		
$\overline{\text{LDS}}$		
$\overline{\text{DTACK}}$		Input
$\overline{\text{BR}}$	Bus arbitration Control	Inputs
$\overline{\text{BGACK}}$		
$\overline{\text{BG}}$		Output
$\overline{\text{BERR}}$	System control	Input
$\overline{\text{RESET}}$		Input / Output
$\overline{\text{HALT}}$		
$\overline{\text{VPA}}$	6800 peripheral control	Input
$\overline{\text{VMA}}$		Output
E		Output
CLK	Clock	Input
D0 to D15	Data Bus	Input / Output
(*) VSS is the reference terminal for the voltages.		

6.6 - Initialisation of the device**6.6.1 - Power supply sequencing**

VCC and VGND have to be connected before power supply VCC increases to the full operational value.

In addition, for power up, the microprocessor TS 68000 shall be held with low level to the $\overline{\text{RESET}}$ for at least 100 milliseconds to allow stabilisation of the die circuitry.

6.6.2 - Initialisation procedure after power up

The microprocessor TS 68000 is initialised by only application of low level to the $\overline{\text{RESET}}$ input during at least 10 clock periods after VCC has reached its operating value.

6.7 - Detailed block diagram

The functional block diagram is given in figure 13 below.

■ 9026872 0003934 257 ■






Figure 13: Block diagram.

6.8 - Signal description

The input and output signals can be functionally organized into the groups shown in figure 14.




Figure 14: Input and output signals.

6.9 - Interface with 6800 peripherals

Extensive line of 6800 peripherals are directly compatible with the TS 68000.

Note : It is the own user's responsibility to verify the actual 6800 peripheral performances to be compatible to the actual used TS 68000 microprocessor performances.

Some of 6800 peripherals that are particularly useful are :

- 6821 Peripheral interface adapter,
- 6840 Programmable timer module,
- 6850 Asynchronous communications interface adapter,
- 6852 Synchronous serial data adapter,
- 6854 Advanced data link controller.

9026872 0003935 193

To interface the synchronous 6800 peripherals with the asynchronous TS 68000, the processor modifies its bus cycle to meet the 6800 cycle requirements whenever an 6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 15 is a flowchart of the interface operation between the processor and 6800 devices.




Figure 15 : 6800 interfacing flowchart.

7 - PREPARATION FOR DELIVERY

7.1 - Packaging

Microcircuit are prepared for delivery in accordance with MIL-M-38510 or CECC 90000.

7.2 - Certificate of compliance

TCS offers a certificate of compliance with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 or CECC 90000 and guarantying the parameters not tested at extreme temperatures for the entire temperature range.

8 - HANDLING


MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended :

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50 %, if pratical.

9026872 0003936 02T


9 - PACKAGE MECHANICAL DATA

9.1 - 68 pins - Pin Grid Array



5

9.2 - 64 pins - Ceramic Side Brazed Package




9026872 0003937 T66


9.3 - 68 pins - Leadless Ceramic Chip Carrier

BOTTOM VIEW

TOP VIEW




9.4 - 68 pins - Leaded Ceramic Chip Carrier (on request only)




10 - TERMINAL CONNECTIONS

10.1 - 68 pins - Pin Grid Array




10.2 - 64 pins - Ceramic DIL



5

9026872 0003939 839


10.3 - 68 pins - Leaded and Leadless Ceramic Chip Carrier




9026872 0003940 550

11 - ORDERING INFORMATION

11.1 - CECC (CECC spec number is 90110-001)




11.2 - MIL-STD-883




5

11.3 - DESC



11.4 - Standard product



Note 1: THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES