

# HM628127H/HM629127H Series — Preliminary

131072-word × 8/9-bit High Speed CMOS Static RAM

The HM628127H/HM629127H is an asynchronous high speed static RAM organized as 128 kword × 8/9 bit. It realize high speed access time (15/17/20/25 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM628127H/HM629127H is packaged in 400-mil 32/36-pin SOJ for high density surface mounting.

## Features

- Single 5 V supply: 5 V ± 10%
- Access time 15/17/20/25 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- 400-mil 32/36-pin SOJ package
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

## Ordering Information

Type No.	Access time	Package
HM628127HJP-15	15 ns	400-mil 32-pin plastic SOJ (CP-32DB)
HM628127HJP-17	17 ns	
HM628127HJP-20	20 ns	
HM628127HJP-25	25 ns	
HM628127HLJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM628127HLJP-17	17 ns	
HM628127HLJP-20	20 ns	
HM628127HLJP-25	25 ns	
HM629127HJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM629127HJP-17	17 ns	
HM629127HJP-20	20 ns	
HM629127HJP-25	25 ns	
HM629127HLJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM629127HLJP-17	17 ns	
HM629127HLJP-20	20 ns	
HM629127HLJP-25	25 ns	

3

**Note:** The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.


**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

3-67

# HM628127H/HM629127H Series

## Pin Arrangement




## Pin Description

### Pin name

HM628127H	HM629127H	Function
A0 – A16	A0 – A16	Address
I/O1 – I/O8	I/O1 – I/O9	Data input/output
CS	CS	Chip select
WE	WE	Write enable
OE	OE	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
—	NC	No connection

**HITACHI**

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0 <sup>*2</sup> / 1.5 <sup>*3</sup>	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under shoot) ≤ 10 ns  
 2. at still air condition  
 3. at air flow ≥ 1.0 m/s

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

3-69

## HM628127H/HM629127H Series

### Function Table

CS	OE	WE	V <sub>CC</sub> current	I/O	Ref. cycle
H	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	I <sub>CC</sub>	High-Z	—
L	L	H	I <sub>CC</sub>	Output	Read cycle
L	X	L	I <sub>CC</sub>	Input	Write cycle

Note: 1. X: H or L

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>*2</sup>	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

- Note: 1. -2.0 V for pulse width (under shoot) ≤ 10 ns  
2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HITACHI**

## HM628127H/HM629127H Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions	Notes
Input leakage current	$I_{L1}$	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$I_{LO}$	—	—	2	$\mu\text{A}$	$V_{I/O} = V_{SS}$ to $V_{CC}$	1
Operating power supply current	$I_{CC}$	—	160	220	mA	15 ns cycle	$\overline{CS} = V_{IL}$ , $I_{out} = 0\text{ mA}$ Other inputs $= V_{IH}/V_{IL}$
		—	140	200	mA	17 ns cycle	
		—	130	180	mA	20 ns cycle	
		—	100	160	mA	25 ns cycle	
Standby power supply current	$I_{SB}$	—	70	100	mA	15 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs $= V_{IH}/V_{IL}$
		—	60	95	mA	17 ns cycle	
		—	50	90	mA	20 ns cycle	
		—	40	85	mA	25 ns cycle	
Standby power supply current (1)	$I_{SB1}$	—	—	2	mA	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2\text{ V}$ ,	L-version
		—	—	0.1	mA	$0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or $V_{CC} \geq V_{in} \geq V_{CC} - 0.2\text{ V}$	
Output voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8\text{ mA}$	
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4\text{ mA}$	

Note: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	8	pF	$V_{I/O} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


3-71

# HM628127H/HM629127H Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

## Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures




## Read Cycle

		HM628127H/HM629127H								
		-15		-17		-20		-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	$t_{RC}$	15	—	17	—	20	—	25	—	ns
Address access time	$t_{AA}$	—	15	—	17	—	20	—	25	ns
Chip select access time	$t_{ACS}$	—	15	—	17	—	20	—	25	ns
Output enable to output valid	$t_{OE}$	—	8	—	8	—	10	—	12	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	$t_{CLZ}$	3	—	3	—	3	—	3	—	ns
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	$t_{CHZ}$	—	7	—	7	—	7	—	7	ns
Output disable to output in high-Z	$t_{OHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**

Read Timing Waveform<sup>\*3</sup>



3

- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When CS and OE are low, Dout is low impedance.
  3. WE is high for read cycle.


HITACHI

## HM628127H/HM629127H Series

### Write Cycle

Parameter	Symbol	HM628127H/HM629127H								Unit
		-15		-17		-20		-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	15	—	17	—	20	—	25	—	ns
Address valid to end of write	$t_{AW}$	12	—	12	—	15	—	20	—	ns
Chip select to end of write	$t_{CW}$	10	—	10	—	12	—	15	—	ns
Write pulse width	$t_{WP}$	10	—	10	—	12	—	15	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns
Data to write time overlap	$t_{DW}$	8	—	8	—	10	—	12	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	$t_{OW}$	3	—	3	—	3	—	3	—	ns
Write enable to output in high-Z	$t_{WHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**




3

**HITACHI**

## HM628127H/HM629127H Series

### Write Timing Waveform (2) ( $\overline{CS}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  must be high during transition except when the device is disabled with  $\overline{CS}$ .
  3. If  $\overline{CS}$  and  $\overline{OE}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

HITACHI


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



3