


### Features

- Fast Read Access Time - 70ns
- Low Power CMOS Operation
  - 100µa max. Standby
  - 30mA max. Active at 5 MHz
- JEDEC Standard Package
  - 32 lead LCC, Windowed
- 5V ±10% Supply
- High Reliability CMOS Technology
  - 2000V ESD Protection
  - 200mA Latchup Immunity
- Rapid™ Programming Algorithm - 100µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Military and Industrial Temperature Ranges

### 4 Megabit (512Kx8) UV Erasable CMOS EEPROM

The EDI68512C chip is a low-power, high performance, 4,194,304-bit ultraviolet erasable programmable read only memory (EPROM) organized as 512Kx8 bits. The EDI68612C requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems. Atmel's scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 8mA in active mode and less than 10µa in standby mode.

### Pin Configurations




### Pin Names

- |        |               |
|--------|---------------|
| A0-A18 | Addresses     |
| O0-O7  | Outputs       |
| CE     | Chip Enable   |
| OE     | Output Enable |

### Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

### Block Diagram



### Operating Modes

Mode/Pin	$\overline{CE}$	$\overline{OE}$	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	A <sub>i</sub>	X <sup>(1)</sup>	D <sub>OUT</sub>
Output Disable	X	V <sub>IH</sub>	X	X	High Z
Standby	V <sub>IH</sub>	X	X	X	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>i</sub>	V <sub>PP</sub>	D <sub>IN</sub>
PGM Verify	X	V <sub>IL</sub>	A <sub>i</sub>	V <sub>PP</sub>	D <sub>OUT</sub>
PGM Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>PP</sub>	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	A <sub>9</sub> = V <sub>IH</sub> <sup>(3)</sup> A <sub>0</sub> = V <sub>IH</sub> or V <sub>IL</sub> A <sub>1</sub> -A <sub>18</sub> = V <sub>IL</sub>	X	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.  
 2. Refer to Programming Characteristics.  
 3. V<sub>IH</sub> = 12.0 ± 0.5V.  
 4. Two identifier bytes may be selected. All A<sub>i</sub> inputs are held low (V<sub>IL</sub>), except A<sub>9</sub> which is set to V<sub>IH</sub> and A<sub>0</sub> which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.

### Absolute Maximum Ratings\*

Temperature Under Bias	-55 °C to +125 °C
Storage Temperature	-65 °C to +150 °C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground	-2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground	-2.0V to +14.0V <sup>(1)</sup>

\*Note: 1. Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**EDI68512C**  
 4 Megabit (512Kx8)  
 UV Erasable CMOS EPROM

**DC and AC Operating Conditions for Read Operation**

		-70	-90	-12	-15
Operating Temperature (Case)	<b>Military</b>	--	-55 °C to +125 °C	-55 °C to +125 °C	-55 °C to +125 °C
	<b>Industrial</b>	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C
V <sub>CC</sub> Power Supply		5V±10%	5V±10%	5V±10%	5V±10%

**DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	µA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	µA
I <sub>PP1</sub> (2)	V <sub>PP</sub> (1) Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	µA
I <sub>SB</sub>	V <sub>CC</sub> (1) Standby Current	I <sub>SB1</sub> (CMOS), CE = V <sub>CC</sub> ±0.3V		100	µA
		I <sub>SB2</sub> (TTL), CE = 2.0 to V <sub>CC</sub> ±0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5MHz, I <sub>OUT</sub> = 0mA, CE = V <sub>IN</sub>		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400µA	2.4		V


Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.  
2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

**AC Characteristics for Read Operation**

Symbol	Parameter	Condition	-70		-90		-12		-15		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>ACC</sub> (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	70		90		120		150		ns
t <sub>CE</sub> (2)	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$	70		90		120		150		ns
t <sub>OE</sub> (2)(3)	$\overline{OE}$ to Output Delay	$\overline{CE} = V_{IL}$	30		35		35		40		ns
t <sub>DF</sub> (4)(5)	$\overline{OE}$ or $\overline{CE}$ High to Output Float, whichever occurred first		20		20		30		30		ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		0		0		0		0		ns

Note: 2, 3, 4, 5: see AC Waveforms for Read Operation.


### AC Waveforms for Read Operation<sup>(1)</sup>




- Notes:
1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  2.  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
  3.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
  4. This parameter is only sampled and is not 100% tested.
  5. Output float is defined as the point when data is no longer driven.

### Input Test Waveforms and Measurement Levels

AC Driving Levels



### Output Test Load



### Pin Capacitance


(f=1 MHz, T=25 °C)<sup>(1)</sup>

	Typ	Max	Unit	Conditions
$C_{IN}$	4	8	pF	$V_{IN}=0V$
$C_{OUT}$	8	12	pF	$V_{OUT}=0V$

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and not 100% tested.

**EDI68512C**  
**4 Megabit (512Kx8)**  
**UV Erasable CMOS EPROM**

**Programming Waveforms<sup>(1)</sup>**



- Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub>, 2.0V for V<sub>IH</sub>.  
 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.  
 3. When programming the EDI68512C a 0.1 uF capacitor is required across V<sub>pp</sub> ground to suppress spurious voltage transients.

**DC Programming Characteristics**

T<sub>A</sub>=25±5 °C, V<sub>cc</sub>=6.5±0.25V, V<sub>pp</sub>=13.0±0.25V

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I <sub>LI</sub>	Input Load Current	V <sub>IH</sub> =V <sub>IL</sub> , V <sub>IH</sub>		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>cc</sub> +0.7	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =2.1mA	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-400μA	2.4		V
V <sub>CC2</sub>	V <sub>cc</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>pp</sub> Supply Current	CE=V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

### AC Programming Characteristics

$T_A=25\pm 5\text{ }^\circ\text{C}$ ,  $V_{CC}=6.5\pm 0.25\text{V}$ ,  $V_{PP}=13.0\pm 0.25\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Limits		
			Min	Max	Units
$t_{AS}$	Address Setup Time	Input Rise and Fall Times (10% to 90%) 20ns	2		$\mu\text{s}$
$t_{OES}$	OE Setup Time		2		$\mu\text{s}$
$t_{DS}$	Data Setup Time		2		$\mu\text{s}$
$t_{AH}$	Address Hold Time	Input Pulse Levels 0.45 to 2.4V	0		$\mu\text{s}$
$t_{DH}$	Data Hold Time		2		$\mu\text{s}$
$t_{DFP}$	OE High to Output Float Delay <sup>(2)</sup>		0	130	$\mu\text{s}$
$t_{VPS}$	$V_{PP}$ Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ Setup Time		2		$\mu\text{s}$
$t_{PW}$	$\overline{CE}$ Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level 0.8V to 2.0V	95	105	$\mu\text{s}$
$t_{OE}$	Data Valid from $\overline{OE}$ <sup>(2)</sup>			150	$\mu\text{s}$
$t_{PRT}$	$V_{PP}$ Pulse Rise Time During Programming		50		$\mu\text{s}$


Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .  
 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.  
 3. Program Pulse width tolerance is 100  $\mu\text{sec} \pm 5\%$ .

### Product Identification Code

Codes	Pins								Hex Data	
	A0	07	06	05	04	03	02	01		00
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	1E

### Rapid Programming Algorithm

A 100  $\mu\text{s}$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu\text{s}$   $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive  $\mu\text{s}$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



**EDI68512C**  
 4 Megabit (512Kx8)  
 UV Erasable CMOS EPROM

**Ordering Information**

**Industrial Temperature -40°C +85°C**

Part No.	Speed (ns)	Package No.
EDI68512C70LI	70	426
EDI68512C90LI	90	426
EDI68512C120LI	120	426
EDI68512C150LI	150	426


**Military Temperature -55°C +125°C**

Part No.	Speed (ns)	Package No.
EDI68512C90LM	90	426
EDI68512C120LM	120	426
EDI68512C150LM	150	426

**Package Description**

**Package No. 426**

**32 Pad Windowed  
 Leadless Chip Carrier**



**Electronic Designs Incorporated**

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •  
<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301