

HA13539FP/549FP

Voice Coil Motor Driver IC

Description


The HA13539FP and the HA13549FP are IC that was developed for use as a voice coil motor driver in 12 V HDD applications. It provides the following functions and features.

Features


- Low saturation voltage
- Low crossover distortion
- Less external components

Functions

- 1.5 A BTL output amplifier (Dual gain)
- Auto-retraction circuit
- Two independent operational amplifiers
- 5 V reference voltage
- Thermal protection circuit OTSD
- Two under-voltage protection circuits LVI

Pin Arrangement

Block Diagram





Pin Assignment

Pin No.	Symbol	Function
1	Powgood	Abnormal state monitor. Low: Normal state, High impedance: Abnormal state. Open collector output
2	V _{ctl}	Power amplifier (+) input. PA1 output reference.
3	OP1	Operational amplifier that operates when V _{cc} > 10 V independent of the CE pin. Can be used for input filter.
4	OP1 (-)	OP1 (-) input Must be shorted to ground when unused.
5	OP1 (+)	OP1 (+) input
6	V _{ref}	Power amplifier (-) input. PA1 output reference.
8	OSC	Used with the booster (charge pump) and as an oscillator frequency adjustment.
9	CE	Chip enable. Low: Enable, High: Disable
10	Higain	Power amplifier gain switch. Low: Low gain, High: High gain
11	Booster 1	Booster (charge pump) pulse input
12	Booster 2	Booster (charge pump) pulse output
13	Boostout	Booster output. Power amplifier pre-driver power supply
14	V _{CC}	Power supply
15	Sense	Power amplifier current sense
16	PA2	PA2 output
17	OP2	Operational amplifier that operates when V _{cc} > 10 V independent of the CE pin. Can be used as a sensor amplifier.
18	OP2 (-)	OP2 (-) input Must be shorted to ground when unused.
19	OP2 (+)	OP2 (+) input
20	Vref5	5 V Reference voltage. Use power amplifier reference voltage.
21	C _T	Powgood falling edge delay time setting
22	V _{CCset}	V _{CC} side LVI operating voltage (V _{sd1}) setting. Must be shorted to V _{CC} if unused.
23	V _{SSset}	V _{SS} side LVI operating voltage (V _{sd2}) setting. Must be shorted to V _{CC} or V _{SS} if unused.
24	PA1	PA1 output
25	Retout	Retractor external PNP base current supply
26	Retpow	Retractor power supply. Can be used the spindle motor output.

HA13539FP/549FP

Application



Timing Chart

Notes: These waveforms are for input frequencies less than 1 kHz.

* Current flowing from PA1 to PA2 is indicated as positive (+), and current flowing from PA2 to PA1 is indicated as negative (-).

HA13539FP/549FP

Truth Table 1

Inputs				Outputs			
V_{CC}	V_{SS}	\overline{CE}^2	Higain ^{*2}	PA1	PA2	Retout	Powgood
$\leq V_{sd1}^*{}^1$	$\leq V_{sd2}^*{}^1$	X	X	Disable	$V_{sat}L^*{}^3$	$I_{ret}^*{}^3$	$I_{ret}^*{}^3$
$\leq V_{sd1}$	$> V_{sd2}$						
$> V_{sd1}$	$\leq V_{sd2}$						
$> V_{sd1}$	$> V_{sd2}$	H	X	Disable	Disable	Z	L
		L	H	High gain ^{*1}	High gain ^{*1}	Z	L
			L	Low gain ^{*1}	Low gain ^{*1}	Z	L
$> V_{sd1}$	$> V_{sd2}$	X	$(T_j > T_{sd})$	Disable	$V_{sat}L^*{}^3$	$I_{ret}^*{}^3$	Z

Truth Table 2

Inputs	Outputs	
V_{CC}	OP1,OP2	V_{ref5}
$< 7V$	Disable	Disable
8 V to 12 V	Enable	Enable

- Notes:
1. See the external components table.
 2. Z = High impedance
H = High voltage level
L = Low voltage level
X = Irrelevant
 3. See the electrical characteristics table.

External Components

Part No.	Recommended Value	Purpose	Note
R ₁₀₁ , R ₁₀₂	2.2 Ω	Power amplifier output stabilization	
R ₁₀₃ , R ₁₀₄	—	LVI voltage setting (V _{CC})	1
R ₁₀₅ , R ₁₀₆	—	LVI voltage setting (V _{SS})	2
R ₁₀₇	—	Powgood pull-up	
R ₁₀₈ to R ₁₁₁	—	Output sense amplifier gain setting	
R _S	1.0 Ω	Power amplifier output current detection	3
R _{ret}	—	Retractor current limiter	4
Q _{ret}	—	Retractor	4
C ₁₀₁ , C ₁₀₂	0.1 μF	Power amplifier output stabilization	
C ₁₀₃ , C ₁₀₄	0.1 μF, 4.7 μF	Power supply stabilization	
C ₁₀₆	820 pF	Booster (oscillation)	
C ₁₀₇ , C ₁₀₈	0.1 μF, 2.2 μF	Booster	
C ₁₀₉	0.01 μF	Powgood delay setting	5
C ₁₁₀	0.0022 μF	Powgood filter	
D ₁₀₁	V _F < 0.75 V (I _F = 0.5 A)	B-EMF clamp	

Notes: 1. The LVI1 (V_{CC}) operating voltage (V_{sd1}) and hysteresis (V_{hys1}) are determined by the following formulas.

$$V_{sd1} = \left(1 + \frac{R_{103}}{R_{104}} \right) \cdot V_{ref1} \text{ (V)} \quad (\text{Set } V_{sd1} \text{ to be 9.0 V or higher.})$$

$$V_{hys1} = \left(1 + \frac{R_{103}}{R_{104}} \right) \cdot V_{hys1} \text{ (V)} \quad V_{ref1}, V_{hys1} : \text{See the electrical characteristics table.}$$

2. The LVI2 (V_{SS}) operating voltage (V_{sd2}) and hysteresis (V_{hys2}) are determined by the following formulas.

$$V_{sd2} = \left(1 + \frac{R_{105}}{R_{106}} \right) \cdot V_{ref2} \text{ (V)} \quad (\text{Set } V_{sd2} \text{ to be 3.0 V or higher.})$$

$$V_{hys2} = \left(1 + \frac{R_{105}}{R_{106}} \right) \cdot V_{hys2} \text{ (V)} \quad V_{ref2}, V_{hys2} : \text{See the electrical characteristics table.}$$

3. The relationship between the PA output current (I_O) and input voltage (V_{ctl}) is determined by the following formula.

$$I_O = \frac{(V_{ctl} - V_{ref}) G_{ctl}}{R_S} = \frac{(V_{ctl} - V_{ref}) \cdot g_m \cdot R_s'}{R_S}$$

Where: G_{ctl}: g_m · R_{s'} (See the electrical characteristics table.)

V_{ref}: PA1 reference voltage

4. The retract current (I_{ret}) is determined by the following formula.

$$I_{ret} = \frac{V_{retpow} - V_{retsat} - V_{satL}}{R_L + R_S + R_{ret}}$$

Where: V_{retpow}: Retpow voltage

V_{retsat}: Qret saturation voltage

R_L: Load resistance

V_{satL}: PA2 lower side saturation voltage (See the electrical characteristics table.)

5. The Powgood delay time (T_{por}) is determined by the following formulas.

$$T_{porl} = C_T \cdot V_{th}/I_{cha}$$

$$T_{porlh} \leq C_T (V_{CC} - V_{th})/I_{dis}$$

HA13539FP/549FP


Absolute Maximum Ratings

Item	Symbol	HA13539FP	HA13549FP	Unit	Note
Power supply voltage	V_{CC}	15	15	V	1
Peak output current	I_{Opeak}	1.5	1.5	A	2
Steady-state output current	I_O	1.0	1.0	A	2
Retract current	I_{ret}	0.2	0.2	A	3
Input voltage	V_{in}	V_{CC}	V_{CC}	V	
Allowable power dissipation	P_T	6.0 ($T_C = 100^\circ C$)	6.0 ($T_C = 100^\circ C$)	W	4
Junction temperature	T_J	+150	+150	°C	5
Storage temperature	T_{stg}	-55 to +125	-55 to +125	°C	

Notes: 1. The operating voltage range is as follows:

$$V_{CC} = 10.2 \text{ V to } 13.8 \text{ V}$$

2. ASO of each output transistor is shown below. Operating locus must be within the ASO.



3. Applies to the PA2 lower side transistor. (Q_{ret})
4. Permitted value at $T_C = 100^\circ C$. Thermal resistance is shown below.
 - $\theta_{j-c} \leq 8 \text{ } ^\circ C/W$
 - $\theta_{j-a} \leq 35 \text{ } ^\circ C/W$ (when a 6-layer printed circuit board is used)
 - $\theta_{j-a} \leq 62 \text{ } ^\circ C/W$ (when a glass epoxy printed circuit board is used with a wiring density of 20%)
5. The junction operating temperature range is as follows.
 $T_{jopr} = 0 \text{ } ^\circ C \text{ to } 125 \text{ } ^\circ C$

Electrical Characteristics ($T_a = 25^\circ\text{C}$, $V_{CC} = 12 \text{ V}$, $V_{SS} = 5 \text{ V}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Applicable Pins	Note
Quiescent current	I_{CC0}	—	3.5	5.0	mA	$\overline{CE} = H$	14	
	I_{CC1}	—	15	20	mA	$\overline{CE} = L, V_{SS} = 5V$		
	I_{retpow}	—	50	70	mA	$\overline{CE} = L, V_{SS} = 0V$ $V_{retpow} = 5 \text{ V}$	26	
\overline{CE} , Higain	Input current	I_{in1}	—	—	± 10	μA	9, 10	
	Input high voltage	V_{ih1}	2.0	—	—	V		
	Input low voltage	V_{il1}	—	—	0.8	V		
PA1, PA2	Input resistance	$R_{in} (H)$	15 (22.5)	20 (30)	25 (37.5)	k Ω	Higain = H	2, 6
		$R_{in} (L)$	30	40	50	k Ω	Higain = L	
	Common mode input voltage range	$V_{cm} (H)$	0	—	$V_{cc} - 2.0$	V	Higain = H	
		$V_{cm} (L)$	0	—	$V_{cc} - 2.0$	V	Higain = L	
	Output quiescent- V_q voltage	5.6	6.0	6.4	V	$R_L = 10 \Omega$, $R_S = 1.0 \Omega$	16, 24	
Output offset voltage (PA2-sense)	$V_{ofs} (H)$	—	—	± 5	mV	Higain = H, $R_S = 1.0 \Omega, R_L = 10 \Omega$ $V_{ctl} = V_{ref} = 6.0 \text{ V}$		
		$V_{ofs} (L)$	—	—	± 3	mV	Higain = L, $R_S = 1.0 \Omega, R_L = 10 \Omega$ $V_{ctl} = V_{ref} = 6.0 \text{ V}$	
Output saturation voltage	V_{sat1}	—	0.8	1.1	V	$I_O = 0.8 \text{ A}$	1	
	V_{sat2}	—	0.4	0.55	V	$I_O = 0.4 \text{ A}$		
Output leak current	I_{CER}	—	—	± 100	μA	$V_{CE} = 15 \text{ V}$	2	
Transfer gain	$g_m (H)$	1.75 (0.86)	1.87 (0.93)	1.99 (1.00)	A/V	Higain = H, $R'_S = 1.0 \Omega$	2, 6, 16, 24	3
	$g_m (L)$	0.42	0.46	0.50	A/V	Higain = L, $R'_S = 1.0 \Omega$		
Gain bandwidth (resistive load)	$B (H)$	—	45 (70)	—	kHz	Higain = H $R_L = 10 \Omega, R_S = 1.0 \Omega$	4	
	$B (L)$	—	90	—	kHz	Higain = L $R_L = 10 \Omega, R_S = 1.0 \Omega$		
Retract	Retpow voltage	V_{retpow}	0.8	—	—	V	$I_{retout} = 0.1 \text{ mA}$	26
	Retout output current	I_{retout}	5.0	9.0	—	mA	$V_{retpow} = 3 \text{ V}$	25
	QL saturation voltage	V_{satL}	—	0.1	0.25	V	$I_{ret} = 0.1 \text{ A}$ $V_{retpow} = 3 \text{ V}$	16
OP1, OP2	Input current	I_{inop}	—	—	± 500	nA	4, 5	
	Input offset voltage	V_{osop}	—	—	± 7	mV	18, 19	


HA13539FP/549FP



Electrical Characteristics ($T_a = 25^\circ\text{C}$, $V_{CC} = 12 \text{ V}$, $V_{SS} = 5 \text{ V}$) (cont.)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Applicable Pins	Note
OP1, OP2	Common mode input voltage range	V_{cmop}	0	—	$V_{CC} - 1.8$	V	4, 5, 18, 19	
	Output high voltage	V_{ohop}	$V_{CC} - 1.3$	—	—	V	$I_{out} = 1.0 \text{ mA}$	3, 17
	Output low voltage	V_{olop}	—	—	1.1	V	$I_{out} = 1.0 \text{ mA}$	
	Open loop gain	G_{op}	—	41	—	dB	$f = 10 \text{ kHz}$	4
Powgood	Gain bandwidth	B_{op}	—	1.5	—	MHz	$G_{op} = 0 \text{ dB}$	
	Output leak current	I_{leak}	—	—	± 10	μA	$V_{oh} = 15 \text{ V}$	1
	Output low voltage	V_{ol}	—	0.1	0.4	V	$I_{ol} = 1 \text{ mA}$	
Vref5	Output voltage	V_{ref5}	4.75	4.9	5.05	V	$I_O = 20 \text{ mA}$	20
	Output resistance	R_{out}	—	—	5	Ω	$I_O = 20 \text{ mA}$	
LVI	Reference voltage	V_{ref1}	1.32	1.36	1.40	V	$R_{103} = 62 \text{ k}\Omega$	22, 23
		V_{ref2}	1.28	1.32	1.36		$R_{104} = 10 \text{ k}\Omega$	
	Hysteresis	V_{hys1}	40	80	100	mV	$R_{105} = 18 \text{ k}\Omega$	
		V_{hys2}	60	105	130		$R_{106} = 10 \text{ k}\Omega$	
Delay	Threshold voltage	V_{th}	—	2.5	—	V		21
	Ct charge current	I_{cha}	—	10	—	μA		
	Ct discharge current	I_{dis}	1.0	1.8	—	mA		
OTSD	Operating temperature	T_{sd}	125	150	—	$^\circ\text{C}$		4
	Hysteresis	T_{hys}	—	25	—	$^\circ\text{C}$		

- Notes:
1. The output saturation voltage is the sum of the upper and lower saturation voltages.
 2. The value is output transistor only, not include Feed back resistance etc.
 3. The value in parentheses apply to the HA13549FP.
 4. These are design center values and are not (and cannot be) tested in the mass production products.

The LVI circuit has the hysteresis, and it is shown below.



Main Characteristics**Figure 1. Output Saturation Voltage vs. Output Current****Figure 2. Lower Side Saturation Voltage vs. Retractor Current**




Figure 3. Input Voltage vs. Output Offset Voltage




Figure 4. Output Current Frequency Characteristics