



# 8-Bit Parallel-In Shift Register (with Clear)


**ELECTRICALLY TESTED PER:  
MIL-M-38510/30609**

The 54LS166A is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.

The 'LS166A is a parallel-in or serial-in, serial out shift register and has a complexity of 77 equivalent gates with gated clock inputs, and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

### CONNECTION DIAGRAM



## Military 54LS166



### AVAILABLE AS:

- 1) JAN: JM38510/30609BXA
- 2) SMD: 8001701
- 3) 883: 54LS166/BXAJC

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.**


### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
SERIAL IN	1	1	2	GND
A	2	2	3	VCC
B	3	3	4	VCC
C	4	4	5	VCC
D	5	5	7	VCC
CLK INHIB	6	6	8	VCC
CLK	7	7	9	VCC
GND	8	8	10	GND
CLR	9	9	12	VCC
E	10	10	13	VCC
F	11	11	14	VCC
G	12	12	15	VCC
QH	13	13	17	OPEN
H	14	14	18	VCC
SHF/LOAD	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX**

54LS166

TEST CIRCUIT





REFERENCE NOTES ON PAGE 5-213

5

FUNCTION TABLE								
Clear	Shift/Load	Clock Inhibit	Clock	Serial	Parallel A . . . . . H	Internal Outputs		Output QH
						QA	QB	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	QA0	QB0	QH0
H	L	L	↑	X	a . . . . . h	a	b	h
H	H	L	↑	H	X	H	QAn	QGn
H	H	L	↑	L	X	L	QAn	QGn
H	X	H	↑	X	X	QA0	QB0	QH0

## SWITCHING WAVEFORMS



TYPICAL CLEAR, SHIFT, LOAD, INHIBIT, AND SHIFT SEQUENCES

**NOTES:**

1.  $R_L = 2.0 \text{ k}\Omega \pm 5.0 \%$ .
2.  $C_L = 50 \text{ pF} \pm 10\%$ , which includes probe and jig capacitance.
3. All pulse generators have the following characteristics:  
 $Z_{OUT} = 50 \Omega$ ,  $t_f = 6.0 \text{ ns}$ ,  $t_r = 6.0 \text{ ns}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
4. All diodes are 1N3064 or equivalent.

54LS166

SWITCHING WAVEFORMS




5

## 54LS166

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA, V <sub>IH</sub> = 2.0 V, CLR = open, CLK = (See Note 1), SHF/LD & CLKINHIBIT = 0.7 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, CLK = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		0.1		0.1		0.1	mA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, V <sub>OUT</sub> = GND, CLK = (See Note 1), CLKINHIBIT, QH & SHF/LD = GND.
I <sub>IL</sub>	Logical "0" Input Current	-0.001	-0.15	-0.001	-0.15	-0.001	-0.15	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open, (CLK, CLKINHIBIT & CLR) are open.
I <sub>IL(E-H)</sub>	Logical "0" Input Current	-0.1	-0.34	-0.1	-0.34	-0.1	-0.34	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open, SHF/LD = GND.
I <sub>IL(SHF/LD)</sub>	Logical "0" Input Current	-0.001	-0.15	-0.001	-0.15	-0.001	-0.15	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>CC</sub>	Power Supply Current Off		38		38		38	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, all other inputs = GND, CLK = (See note 1).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

## NOTES:

- Apply  2.5 V minimum/5.5 V maximum to clock Prior to test.
- f<sub>MAX</sub> minimum limit specified is the frequency of the clock input pulse. The output frequency shall be one-half of the input clock frequency. The input frequency on the "H" ↑ and ↓ are coincident with the clock ↓. Rise and fall times ≤ 6.0 ns. Input peak voltage 3.0 to 5.0 volts.
- The limit specified for C<sub>L</sub> = 15 pF are guaranteed but not tested.

## 54LS166

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay /Data-Output Clock to Output	5.0 —	35 35	5.0 —	46 44	5.0 —	46 44	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay /Data-Output Clock to Output	5.0 —	31 35	5.0 —	40 44	5.0 —	40 44	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL5</sub> t <sub>PHL5</sub>	Propagation Delay /Data-Output Clear to Output	5.0 —	40 30	5.0 —	52 38	5.0 —	52 38	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
f <sub>MAX</sub>	Maximum Clock Frequency	25 25		22 -		22 -		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.