# 5811

# Bimos II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS



ABSOLUTE MAXIMUM	RATINGS
at T <sub>A</sub> = 25°C	

```
Package Power Dissipation,
P<sub>D</sub>...... See Graph
```

```
Operating Temperature Range,
```

```
T<sub>A</sub> ..... -20°C to +85°C
```

```
Storage Temperature Range,
```

T<sub>S</sub> ...... -55°C to +150°C

Designed primarily for use with vacuum-fluorescent displays, the UCN5811A smart power BiMOS II driver features low-output saturation voltages and high output switching speed. These devices contain CMOS shift registers, data latches, and control circuitry, and bipolar high-speed sourcing outputs with DMOS active pull-down circuitry. The high-speed shift register and data latches allow direct interface with microprocessor-based systems. A CMOS serial data output enables cascade connections in applications requiring additional drive lines.

The UCN5811A features 60 V and -40 mA output ratings, allowing it to be used in many other peripheral power driver applications. It can be used as an improved replacement tor the SN75512B. The Allegro devices do not require special power-up sequencing.

The UCN5811A has been designed with BiMOS II logic for improved data entry rates. With a 5 V supply, it will operate to at least 3.3 MHz. At 12 V, higher speeds are possible. Use of this device with TTL may require the use of appropriate pull-up resistors to ensure a proper input logic high.

This device is supplied in a 20-pin plastic dual in-line package. It can be operated over the ambient temperature range of -20°C to +85°C. Copper lead frames and low output saturation voltages allow all outputs to be operated at 25 mA continuously at ambient temperatures of up to 76°C.

# FEATURES

- To 3.3 MHz Data Input Rate
- Low-Power CMOS Logic and Latches
- High-Speed Source Drivers
- Active Pull-Downs
- Low-Output Saturation Voltages
- Improved Replacement for SN75512B

Always order by complete part number: UCN5811A .







**TYPICAL INPUT CIRCUIT** 



Dwg. EP-010-5

**TYPICAL OUTPUT DRIVER** 



TIMING WAVESHAPES



Dwg. W-182



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1985, 2000 Allegro MicroSystems, Inc.

# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = +25°C, V<sub>BB</sub> = 60 V (unless otherwise noted).

			Limits @ V <sub>DD</sub> = 5 V			Limits			
Characteristic	Symbol	Test Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	$V_{OUT} = 0 V, T_A = +70^{\circ}C$	-	-5.0	-15	—	-5.0	-15	μA
Output Voltage	Voltage $V_{OUT(H)}$ $I_{OUT} = -25 \text{ mA}, V_{BB} = 60 \text{ V}$		58	58.5	—	58	58.5	—	V
	V <sub>OUT(L)</sub>	I <sub>OUT</sub> = 1 mA	- 1	2.0	3.0	—	_	—	V
		I <sub>OUT</sub> = 2 mA	-	_	_	_	2.0	3.0	V
Output Pull-Down Current	I <sub>OUT(L)</sub>	$V_{OUT} = 10 V \text{ to } V_{BB}$	2.5	4.0	_	—	—	—	mA
		$V_{OUT} = 40 \text{ V to } V_{BB}$	-	—	_	15	18	—	mA
Input Voltage	V <sub>IN(1)</sub>		3.5	—	5.3	10.5	_	12.3	V
	V <sub>IN(0)</sub>		-0.3	—	+0.8	-0.3	—	+0.8	V
Input Current	I <sub>IN(1)</sub>	$V_{IN} = V_{DD}$	T –	0.05	0.5	—	0.1	1.0	μA
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0.8 V	-	-0.05	-0.5	—	-1.0	-1.0	μA
Serial Data Output Voltage	V <sub>OUT(H)</sub>	I <sub>OUT</sub> = -200 μA	4.5	4.7		11.7	11.8	—	V
	V <sub>OUT(L)</sub>	I <sub>OUT</sub> = 200 μA	-	200	250	—	100	200	mV
Maximum Clock Frequency	f <sub>clk</sub>		3.3*			—	_	_	MHz
Supply Current	I <sub>DD(H)</sub>	All Outputs High	-	3.0	5.0	—	15	20	mA
	I <sub>DD(L)</sub>	All Outputs Low	-	2.5	4.0	—	7.0	10	mA
	I <sub>BB(H)</sub>	Outputs High, No Load	-	7.5	12	—	7.5	12	mA
	I <sub>BB(L)</sub>	Outputs Low	-	10	100	—	10	100	μA
Blanking to Output Delay	t <sub>PHL</sub>	C <sub>L</sub> = 30 pF	-	300	550	—	125	150	ns
	t <sub>PLH</sub>	C <sub>L</sub> = 30 pF	-	250	450	—	170	200	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 30 pF	-	1000	1250	—	250	300	ns
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 30 pF	-	150	170	-	150	170	ns

Negative current is defined as coming out of (sourcing) the specified device pin.

\* Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.



#### TIMING REQUIREMENTS

 $(T_A = +25^{\circ}C, V_{DD} = 5 V, Logic Levels are V_{DD} and Ground)$ 

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
в.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
Е.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
_		

Timing is representative of a 3.3 MHz clock. Higher speeds may be attainable with increased supply voltage; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON, the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

Serial		s	hift	Regi	ister	Conte	ents	Serial			Lat	ch C	Conte	ents				Out	put C	onten	ts
Data Input	Clock Input	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Strobe Input	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Blanking	I <sub>1</sub>	l <sub>2</sub>	3	I <sub>N-1</sub>	I <sub>N</sub>
н	Ч	Н	R₁	R <sub>2</sub>		$R_{N-2}$	R <sub>N-1</sub>	R <sub>N-1</sub>													
L	Ч	L	R <sub>1</sub>	- R <sub>2</sub>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>													
х	L	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>		R <sub>N-1</sub>	R <sub>N</sub>	R <sub>N</sub>													
		х	Х	Х		Х	Х	Х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	R <sub>N</sub>						
		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>	P <sub>N</sub>	н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>	L	P <sub>1</sub>	P <sub>2</sub> F	ა <sub>ვ</sub>	P <sub>N-1</sub>	
P <sub>N</sub>										Х	Х	Х		Х	Х	Н	L	LL		L	L

**TRUTH TABLE** 

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



#### UCN5811A

Dimensions in Inches (controlling dimensions)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 18 devices.

#### UCN5811A

Dimensions in Millimeters (for reference only)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 18 devices.



The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

# *POWER INTERFACE DRIVERS*

Function	Output F	Ratings*	Part Number <sup>†</sup>								
SERIAL-INPUT LATCHED DRIVERS											
8-Bit (saturated drivers)	-120 mA	50 V‡	5895								
8-Bit	350 mA	50 V	5821								
8-Bit	350 mA	80 V	5822								
8-Bit	350 mA	50 V‡	5841								
8-Bit	350 mA	80 V‡	5842								
8-Bit (constant-current LED driver)	75 mA	17 V	6275								
8-Bit (DMOS drivers)	50 V	6595									
8-Bit (DMOS drivers)	8-Bit (DMOS drivers) 350 mA 50 V‡										
8-Bit (DMOS drivers)	100 mA	50 V	6B595								
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10								
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811								
16-Bit (constant-current LED driver)	75 mA	17 V	6276								
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812								
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818								
32-Bit	100 mA	30 V	5833								
32-Bit (saturated drivers)	100 mA	40 V	5832								
PARALLEL	-INPUT LATCHED	DRIVERS									
4-Bit	350 mA	50 V‡	5800								
8-Bit	-25 mA	60 V	5815								
8-Bit	350 mA	50 V‡	5801								
8-Bit (DMOS drivers)	100 mA	50 V	6B273								
8-Bit (DMOS drivers)	250 mA	50 V	6273								
SPECIAL-PURPOSE DEVICES											
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804								
Addressable 8-Bit Decoder/DMOS Driver	50 V	6259									
Addressable 8-Bit Decoder/DMOS Driver	50 V‡	6A259									
Addressable 8-Bit Decoder/DMOS Driver	100 mA	50 V	6B259								
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817								

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

