

**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

MSLS040E - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 512K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual In-Line Package and 32-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time  
 $V_{CC} \pm 10\%$   
 '27C/PC040-10    100 ns  
 '27C/PC040-12    120 ns  
 '27C/PC040-15    150 ns
- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Assured DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation ( $V_{CC} = 5.5$  V)  
 - Active . . . 275 mW Worst Case  
 - Standby . . . 0.55 mW Worst Case E  
 (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choice of Two Operating Temperature Ranges


**description**

The TMS27C040 series are 4194304-bit, ultra-violet-light erasable, electrically programmable read-only memories.


The TMS27PC040 series are 4194304-bit, one-time electrically programmable read-only memories.

These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

**TMS27C040  
J PACKAGE  
(TOP VIEW)**



**TMS27PC040  
FM PACKAGE  
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A18	Address Inputs
DQ0-DQ7	Inputs (programming) / Outputs
E	Chip Enable
G	Output Enable
GND	Ground
VCC	5-V Supply
VPP	13-V Power Supply†

† Only in program mode.

**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

**description (continued)**

The TMS27C040 is offered in a 600-mil ceramic dual-in-line package (J suffix). The TMS27C040 is offered with two choices of temperature ranges of 0°C to 70°C (JL suffix) and -40°C to 85°C (JE suffix). The TMS27C040 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC040 is offered in a 32-lead plastic leaded chip carrier package (FM suffix). The TMS27PC040 is characterized for operation from 0°C to 70°C (FML suffix).

FUNCTION	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		SUFFIX FOR OPERATING TEMPERATURE RANGES WITH PEP4 168 HR. BURN-IN	
	0°C TO 70°C	-40 °C TO 85°C	0°C TO 70°C	-40 °C TO 85°C
TMS27C040-XXX	JL	JE	JL4	JE4
TMS27PC040-XXX	FML			

These EPROMs and PROMS operate from a single 5-V supply (in the read mode), and they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

**operation**

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V), and  $V_H$  (12 V) on A9 for the signature mode.

MODE	FUNCTION †						
	$\bar{E}$	$\bar{G}$	$V_{PP}$	$V_{CC}$	A9	A0	DQ0-DQ7
Read	$V_{IL}$	$V_{IL}$	$V_{CC}$	$V_{CC}$	X	X	Data Out
Output Disable	$V_{IL}$	$V_{IH}$	$V_{CC}$	$V_{CC}$	X	X	Hi-Z
Standby	$V_{IH}$	X	$V_{CC}$	$V_{CC}$	X	X	Hi-Z
Programming	$V_{IL}$	$V_{IH}$	$V_{PP}$	$V_{CC}$	X	X	Data In
Program Inhibit	$V_{IH}$	$V_{IH}$	$V_{PP}$	$V_{CC}$	X	X	Hi-Z
Verify	$V_{IH}$	$V_{IL}$	$V_{PP}$	$V_{CC}$	X	X	Data Out
Signature Mode	$V_{IL}$	$V_{IL}$	$V_{CC}$	$V_{CC}$	$V_H$ ‡	$V_{IL}$	MFG Code 97
						$V_{IH}$	Device Code 50

† X can be  $V_{IL}$  or  $V_{IH}$

‡  $V_H = 12 V \pm 0.5 V$

**read/output disable**

When the outputs of two or more TMS27C040s or TMS27PC040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\bar{E}$  and  $\bar{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

**latchup immunity**

Latchup immunity on the TMS27C040 and TMS27PC040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



# TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE TMS27PC040 4194304-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

## power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 1 mA by applying a high TTL input on  $\bar{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\bar{E}$ . In this mode all outputs are in the high-impedance state.

## erasure (TMS27C040)

Before programming, the TMS27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity  $\times$  exposure time) is 15-W $\cdot$ s/cm<sup>2</sup>. A typical 12-mW/cm<sup>2</sup>, filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C040, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

## initializing (TMS27PC040)

The one-time programmable TMS27PC040 PROM is provided with all bits in logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

## SNAPI Pulse programming

The TMS27C040 and TMS27PC040 are programmed by using the SNAPI Pulse programming algorithm. The programming sequence is shown in the SNAPI Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13$  V,  $V_{CC} = 6.5$  V,  $\bar{E} = V_{IH}$ , and  $\bar{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, the programming mode is achieved when  $\bar{E}$  is pulsed low ( $V_{IL}$ ) with a pulse duration of  $t_w(PGM)$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP} = 13$  V,  $V_{CC} = 6.5$  V,  $\bar{E} = V_{IH}$ , and  $\bar{G} = V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\bar{E}$  low with a pulse duration of  $t_w(PGM)$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5$  V  $\pm$  10%.

## program inhibit

Programming can be inhibited by maintaining high level inputs on the  $\bar{E}$  and  $\bar{G}$  pins.

## program verify

Programmed bits can be verified with  $V_{PP} = 13$  V when  $\bar{G} = V_{IL}$ , and  $\bar{E} = V_{IH}$ .

## signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the TMS27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown by the signature mode table below.

IDENTIFIERT	PINS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	$V_{IL}$	1	0	0	1	0	1	1	1	97
DEVICE CODE	$V_{IH}$	0	1	0	1	0	0	0	0	50

$\bar{E} = \bar{G} = V_{IL}$ , A1-A8 =  $V_{IL}$ , A9 =  $V_{IH}$ , A10-A18 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ .



**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995




Figure 1. SNAP! Pulse Programming Flow Chart



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

**recommended operating conditions**

		MIN	TYP	MAX	UNIT		
V <sub>CC</sub>	Supply voltage	Read mode (see Note 2)		4.5	5	5.5	V
		SNAPI Pulse programming algorithm		6.25	6.5	6.75	V
V <sub>PP</sub>	Supply voltage	Read mode		V <sub>CC</sub> - 0.6	V <sub>CC</sub> + 0.6		V
		SNAPI Pulse programming algorithm		12.75	13	13.25	V
V <sub>IH</sub>	High-level dc input voltage	TTL		2	V <sub>CC</sub> + 0.5		V
		CMOS		V <sub>CC</sub> - 0.2	V <sub>CC</sub> + 0.5		V
V <sub>IL</sub>	Low-level dc input voltage	TTL		-0.5	0.8		V
		CMOS		-0.5	0.2		V
T <sub>A</sub>	Operating free-air temperature	'27C040-__JL and JL4 '27PC040-__FML		0	70		°C
T <sub>A</sub>	Operating free-air temperature	'27C040-__JE and JE4		-40	85		°C

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
V <sub>OH</sub>	High-level dc output voltage	I <sub>OH</sub> = -400 μA	2.4		V	
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1			
V <sub>OL</sub>	Low-level dc output voltage	I <sub>OL</sub> = 2.1 mA	0.4		V	
		I <sub>OL</sub> = 20 μA	0.1			
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.5 V	±1		μA	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub>	±1		μA	
I <sub>PP1</sub>	V <sub>PP</sub> supply current	V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V	10		μA	
I <sub>PP2</sub>	V <sub>PP</sub> supply current (during program pulse)	V <sub>PP</sub> = 12.75 V	50		mA	
I <sub>CC1</sub>	V <sub>CC</sub> supply current (standby)	TTL-Input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IH}$		1	mA
		CMOS-Input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{CC}$		100	μA
I <sub>CC2</sub>	V <sub>CC</sub> supply current (active)	$\bar{E} = V_{IL}$ , V <sub>CC</sub> = 5.5 V t <sub>cycle</sub> = minimum cycle time, outputs open†	50		mA	

† Minimum cycle time = maximum access time.

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz<sup>§</sup>**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 0 V	4		8	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = 0 V	8		12	pF

<sup>‡</sup> Capacitance measurements are made on sample basis only.

<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.



**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

SMLS040E – NOVEMBER 1990 – REVISED JUNE 1995

**switching characteristics over recommended ranges of operating conditions (see Notes 3 and 4)**

PARAMETER	TEST CONDITIONS	'27C040-10 '27PC040-10		'27C040-12 '27PC040-12		'27C040-15 '27PC040-15		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
$t_{a(A)}$ Access time from address	$C_L = 100$ pF, 1 Series 74 TTL load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns	100		120		150		ns	
$t_{a(E)}$ Access time from chip enable		100		120		150		ns	
$t_{en(G)}$ Output enable time from $\bar{G}$		50		50		50		ns	
$t_{dis}$ Output disable time from $\bar{G}$ or $\bar{E}$ , whichever occurs first		0		50		0		50	ns
$t_{v(A)}$ Output data valid time after change of address, $\bar{E}$ , or $\bar{G}$ , whichever occurs first <sup>†</sup>		0		0		0		ns	

<sup>†</sup> Value calculated from 0.5-V delta to measured output level.

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

4. Common test conditions apply for  $t_{dis}$  except during programming.

**switching characteristics for programming:  $V_{CC} = 6.5$  V and  $V_{pp} = 13$  V (SNAPI Pulse),  $T_A = 25^\circ\text{C}$  (see Note 3)**

PARAMETER	MIN	MAX	UNIT
$t_{dis(G)}$ Output disable time from $\bar{G}$	0	100	ns
$t_{en(G)}$ Output enable time from $\bar{G}$		150	ns

**recommended timing requirements for programming:  $V_{CC} = 6.5$  V and  $V_{pp} = 13$  V (SNAPI Pulse),  $T_A = 25^\circ\text{C}$ , (see Note 3)**

		MIN	TYP	MAX	UNIT
$t_w(\text{PGM})$ Pulse duration, program	SNAPI Pulse programming algorithm	95	100	105	$\mu\text{s}$
$t_{su(A)}$ Setup time, address		2			$\mu\text{s}$
$t_{su(E)}$ Setup time, $\bar{E}$		2			$\mu\text{s}$
$t_{su(G)}$ Setup time, $\bar{G}$		2			$\mu\text{s}$
$t_{su(D)}$ Setup time, data		2			$\mu\text{s}$
$t_{su(V_{PP})}$ Setup time, $V_{PP}$		2			$\mu\text{s}$
$t_{su(V_{CC})}$ Setup time, $V_{CC}$		2			$\mu\text{s}$
$t_h(A)$ Hold time, address		0			$\mu\text{s}$
$t_h(D)$ Hold time, data		2			$\mu\text{s}$


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)



**TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
TMS27PC040 4194304-BIT PROGRAMMABLE  
READ-ONLY MEMORY**

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995


**PARAMETER MEASUREMENT INFORMATION**




NOTE A:  $C_L$  includes probe and fixture capacitance.

**Figure 2. AC Testing Output Load Circuit**

**AC testing input/output wave forms**



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




**Figure 3. Read-Cycle Timing**



TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE  
 TMS27PC040 4194304-BIT PROGRAMMABLE  
 READ-ONLY MEMORY

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



† 13-V Vpp and 6.5-V Vcc for SNAP! Pulse programming

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

