


## 128Kx32 SRAM MODULE, SMD 5962-93187



### FEATURES

- Access Times of 70, 85, 100, 120ns
- MIL-STD-883 Compliant Devices Available
- Packaging
  - 66-pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400).
  - 68 lead, 40mm Low Profile CQFP, 3.56mm (0.140") (Package 502).
  - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880 inch) square, 4.57mm (0.140 inch) high, (Package 510)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5V Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS128K32-XG2UX - 8 grams typical
  - WS128K32-XH1X - 13 grams typical
  - WS128K32-XG4TX - 20 grams typical
- Upgradeable to 512Kx32

This product is subject to change without notice.

FIGURE 1 – PIN CONFIGURATION FOR WS128K32N-XH1X



**FIGURE 2 – PIN CONFIGURATION FOR WS128K32-XG4TX**

**FIGURE 3 – PIN CONFIGURATION FOR WS128K32-XG2UX**


**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

**TRUTH TABLE**

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V

**CAPACITANCE**

 T<sub>A</sub> = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	50	pF
WE <sub>1-4</sub> # capacitance HIP (PGA) CQFP G4T CQFP G2U	C <sub>WE</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	20 50 15	pF
CS <sub>1-4</sub> # capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	20	pF
Data# I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**

 V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Sym	Conditions	-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10		10	μA
Output Leakage Current	I <sub>LO</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10		10	μA
Operating Supply Current	I <sub>CC</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		120		120		120		120	mA
Standby Current	I <sub>SB</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		20		20		20		20	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		2.4		V

 NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V

**DATA RETENTION CHARACTERISTICS**

 -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Sym	Conditions	-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	CS ≥ V <sub>CC</sub> - 0.2V	2.0	5.5	2.0	5.5	2.0	5.5	2.0	5.5	V
Data Retention Current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3V		4		4		4		4	mA


**AC CHARACTERISTICS**
 $V_{CC} = 5.0V, GND = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	70		85		100		120		ns
Address Access Time	$t_{AA}$		70		85		100		120	ns
Output Hold from Address Change	$t_{OH}$	3		3		3		3		ns
Chip Select Access Time	$t_{ACS}$		70		85		100		120	ns
Output Enable to Output Valid	$t_{OE}$		35		45		50		60	ns
Chip Select to Output in Low Z	$t_{CLZ}^1$	3		3		3		3		ns
Output Enable to Output in Low Z	$t_{OLZ}^1$	0		0		0		0		ns
Chip Disable to Output in High Z	$t_{CHZ}^1$		25		25		35		35	ns
Output Disable to Output in High Z	$t_{OHZ}^1$		25		25		35		35	ns

**AC CHARACTERISTICS**
 $V_{CC} = 5.0V, GND = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	70		85		100		120		ns
Chip Select to End of Write	$t_{CW}$	60		75		80		100		ns
Address Valid to End of Write	$t_{AW}$	60		75		80		100		ns
Data Valid to End of Write	$t_{DW}$	30		35		40		50		ns
Write Pulse Width	$t_{WP}$	50		55		70		80		ns
Address Setup Time	$t_{AS}$	5		5		5		5		ns
Address Hold Time	$t_{AH}$	5		5		5		5		ns
Output Active from End of Write	$t_{OW}^1$	5		5		5		5		ns
Write Enable to Output in High Z	$t_{WHZ}^1$		25		25		35		35	ns
Data Hold Time	$t_{DH}$	0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.

**FIGURE 4 – AC TEST CIRCUIT**

**AC Test Conditions**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**
 $V_z$  is programmable from -2V to +7V.




 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.



 Tester Impedance  $Z_0 = 75\Omega$ .


 $V_z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .

 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

**FIGURE 5 – TIMING WAVEFORM – READ CYCLE**

**FIGURE 6 – WRITE CYCLE – WE# CONTROLLED**

**FIGURE 7 – WRITE CYCLE – CS# CONTROLLED**


**PACKAGE 400 – 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)**

**PACKAGE 502 – 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G4T)<sup>1</sup>**


**PACKAGE 510: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)**


The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



## ORDERING INFORMATION

**W S 128K 32 X - XXX X X X**

**MICROSEMI CORPORATION** \_\_\_\_\_

**SRAM** \_\_\_\_\_

**ORGANIZATION, 128Kx32** \_\_\_\_\_

User configurable as 256Kx16 or 512Kx8

**IMPROVEMENT MARK:** \_\_\_\_\_

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

**ACCESS TIME (ns)** \_\_\_\_\_

**PACKAGE TYPE:** \_\_\_\_\_

H1 = 1.075" sq. Ceramic Hex-In-line Package, HIP (Package 400)

G2U = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 510)

G4T = 40 mm Low Profile CQFP (Package 502)

**DEVICE GRADE:** \_\_\_\_\_

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

**LEAD FINISH:** \_\_\_\_\_

Blank = Gold plated leads

A = Solder dip leads

Device Type	Speed	Package	SMD No.
128K x 32 SRAM Module	120ns	66 pin HIP (H1)	5962-93187 01H5X
128K x 32 SRAM Module	100ns	66 pin HIP (H1)	5962-93187 02H5X
128K x 32 SRAM Module	85ns	66 pin HIP (H1)	5962-93187 03H5X
128K x 32 SRAM Module	70ns	66 pin HIP (H1)	5962-93187 04H5X
128K x 32 SRAM Module	120ns	68 lead CQFP/J (G2U)	5962-95595 01HNX
128K x 32 SRAM Module	100ns	68 lead CQFP/J (G2U)	5962-95595 02HNX
128K x 32 SRAM Module	85ns	68 lead CQFP/J (G2U)	5962-95595 03HNX
128K x 32 SRAM Module	70ns	68 lead CQFP/J (G2U)	5962-95595 04HNX
128K x 32 SRAM Module	120ns	68 lead CQFP Low Profile (G4T)	5962-95595 01HYX
128K x 32 SRAM Module	100ns	68 lead CQFP Low Profile (G4T)	5962-95595 02HYX
128K x 32 SRAM Module	85ns	68 lead CQFP Low Profile (G4T)	5962-95595 03HYX
128K x 32 SRAM Module	70ns	68 lead CQFP Low Profile (G4T)	5962-95595 04HYX

**Document Title**

128Kx32 SRAM MODULE, SMD 5962-93187

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 5	Changes (Pg. 1-10) 5.1 Change document layout from White Electronic Designs to Microsemi 5.2 Add document Revision History page	May 2011	Final