



T-51-10-08

ZN427E-8/ZN427J-8/ZN427D

MICROPROCESSOR COMPATIBLE 8-BIT SUCCESSIVE APPROXIMATION A-D CONVERTER


The ZN427 is an 8-bit successive approximation converter with three-state outputs to permit easy interfacing to a common data bus. The IC contains a voltage switching DAC, a fast comparator, successive approximation logic and a 2.56V precision bandgap reference, the use of which is pin optional to retain flexibility. An external fixed or varying reference may therefore be substituted, thus allowing ratiometric operation.

Only passive external components are required for operation of the converter.

Insert FEATURES

FEATURES

- Easy Interfacing to Microprocessor, or Operates as a 'Stand-Alone' Converter
- Fast: 10 microseconds Conversion Time Guaranteed
- No Missing Codes over Operating Temperature Range
- Data Outputs Three-State TTL Compatible, other Logic Inputs and Outputs TTL and CMOS Compatible
- Choice of On-Chip or External Voltage Reference
- Ratiometric Operation
- Unipolar and Bipolar Input Ranges
- Complementary to ZN428 DAC
- Commercial or Military Temperature Ranges



Pin connections - top view

ORDERING INFORMATION

Device type	Operating temperature	Package
ZN427D	0°C to +70°C	MP18
ZN427E-8	0°C to +70°C	DP18
ZN427J-8	-55°C to +125°C	DC18




Fig.1 System diagram

ZN427

ABSOLUTE MAXIMUM RATINGS

T-51-10-08

Supply voltage V_{CC}	+7.0V
Max. voltage, logic and V_{REF} inputs	+ V_{CC}
Operating temperature range	0°C to 70°C (ZN427E-8, ZN427D) -55°C to +125°C (ZN427J-8)
Storage temperature range	-55°C to +125°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V$, $T_{amb} = 25^\circ C$ unless otherwise specified).

Parameter	Min.	Typ.	Max.	Units	Conditions
Converter					
Resolution	8	-	-	Bits	
Linearity error	-	-	± 0.5	LSB	
Differential non-linearity	-	± 0.5	-	LSB	
Linearity error T.C.	-	± 3	-	ppm/ $^\circ C$	
Differential non-linearity T.C.	-	± 6	-	ppm/ $^\circ C$	
Full-scale (gain) T.C.	-	± 2.5	-	ppm/ $^\circ C$	External Ref. 2.5V
Zero T.C.	-	± 8	-	$\mu V/^\circ C$	
Zero transition 00000000 to 00000001	12	15	18	mV	$V_{REF IN} = 2.560V$
F.S. transition 11111110 to 11111111	2.545	2.550	2.555	V	$V_{REF IN} = 2.560V$
Conversion time	-	-	10	μs	See note 1
External reference voltage	1.5	-	3.0	V	
Supply voltage (V_{CC})	4.5	-	5.5	V	
Supply current	-	25	40	mA	
Power consumption	-	125	-	mW	
Comparator					
Input current	-	1	-	μA	$V_{IN} = 3V$, $R_{EXT} = 82k\Omega$
Input resistance	-	100	-	$k\Omega$	$V_- = -5V$
Tail current, I_{EXT}	25	-	150	μA	
Negative supply, V_-	-3.0	-	-30.0	V	See comparator
Input voltage	-0.5	-	3.5	V	(page 2-26)
Internal voltage reference					
Output voltage	2.475	2.560	2.625	V	$R_{REF} = 390\Omega$, $C_{REF} = 4\mu 7$
Slope resistance	-	0.5	2	Ω	
V_{REF} temperature coefficient	-	50	-	ppm/ $^\circ C$	
Reference current	4	-	15	mA	See reference (page 2-25)

T-51-10-08

ELECTRICAL CHARACTERISTICS (Cont.)

	Min.	Typ.	Max.	Units	Conditions
Logic (over specified operating temperature range)					
High level input voltage V_{IH}	2.0	—	—	V	
Low level input voltage V_{IL}	—	—	0.8	V	
High level input current, \overline{WR} and RD inputs I_{IH}	—	—	50	μA	$V_{IN} = 5.5V, V_{CC} = \text{max.}$
High level input current, Clock input I_{IH}	—	—	15	μA	$V_{IN} = 2.4V, V_{CC} = \text{max.}$
Low level input current I_{IL}	—	—	100	μA	$V_{IN} = 5.5V, V_{CC} = \text{max.}$
High level output current I_{OL}	—	—	30	μA	$V_{IN} = 2.4V, V_{CC} = \text{max.}$
Low level output current I_{OL}	—	—	—5	μA	$V_{IN} = 0.4V, V_{CC} = \text{max.}$
High level output voltage V_{OH}	2.4	—	—	V	$I_{OH} = \text{max.}, V_{CC} = \text{min.}$
Low level output voltage V_{OL}	—	—	0.4	V	$I_{OL} = \text{max.}, V_{CC} = \text{min.}$
Disabled output leakage	—	—	2	μA	$V_O = 2.4V$
Input clamp diode voltage	—	—	—1.5	V	
Read input to data output	—	—	250	ns	See Fig. 8
Enable/disable delay time t_{RD}	—	180	250	ns	
Start pulse width t_{WR}	250	160	—	ns	See Fig. 8
\overline{WR} to \overline{BUSY} propagation delay t_{BD}	—	—	250	ns	
Clock pulse width	500	—	—	ns	
Maximum clock frequency	900	1000	—	kHz	See note 1

Note 1 A 900kHz clock gives a conversion time of $10\mu s$ (9 clock periods).

GENERAL CIRCUIT OPERATION

The ZN427 utilises the successive approximation technique. Upon receipt of a negative-going pulse at the \overline{WR} input the \overline{BUSY} output goes low, the MSB is set to 1 and all other bits are set to 0, which produces an output voltage of $V_{REF,2}$ from the DAC. This is compared to the input voltage V_{IN} ; a decision is made on the next negative clock edge to reset the MSB to 0 if $\frac{V_{REF}}{2} > V_{IN}$ or leave it set to 1 if $\frac{V_{REF}}{2} < V_{IN}$. Bit 2 is set to 1 on the same clock edge, producing an output from the DAC of $\frac{V_{REF}}{4}$ or $\frac{V_{REF}}{2} + \frac{V_{REF}}{4}$ depending on the state of

the MSB. This voltage is compared to V_{IN} and on the next clock edge a decision is made regarding bit 2, whilst bit 3 is set to 1. This procedure is repeated for all eight bits. On the ninth negative clock edge \overline{BUSY} goes high indicating that the conversion is complete.

During a conversion the RD input will normally be held low to keep the three-state buffers in their high impedance state. Data can be read out by taking RD high, thus enabling the three-state outputs. Readout is non-destructive. The \overline{BUSY} output may be tied to the RD input to automatically enable the outputs when the data is valid.

ZN427

For reliable operation of the converter the start pulse applied to the WR input must meet certain timing criteria with respect to the converter

clock. These are detailed in the timing diagram of Fig. 2.

T-51-10-08




Fig. 2 Timing diagram

NOTES ON TIMING DIAGRAM

1. A conversion sequence is shown for the digital word 01100110. For clarity the three-state outputs are shown as being enabled during the conversion, but normal practice would be to disable them until the conversion was complete.

2. The $\overline{\text{BUSY}}$ output goes low during a conversion. When $\overline{\text{BUSY}}$ goes high at the end of a conversion the output data is valid. In a microprocessor system the $\overline{\text{BUSY}}$ output can be used to generate an interrupt request when the conversion is complete.

3. In the timing diagram cross hatching indicates a 'don't care' condition.

4. The start pulse operates as an asynchronous (independent of clock) reset that sets the MSB

output to 1 and sets all other outputs and the end of conversion flag to 0. This resetting occurs on the low-going edge of the start pulse and as long as $\overline{\text{WR}}$ is low the converter is inhibited. Conversion commences on the first active (negative going) clock edge after the $\overline{\text{WR}}$ input has gone high again, when the MSB decision is made. A number of timing constraints thus apply to the start pulse.

(a) The minimum duration of the start pulse is 250ns, to allow reliable resetting of the converter logic circuits.

(b) There is no limit to the maximum duration of the start pulse.

T-51-10-08

(c) To allow the MSB to settle at least $1.5\mu\text{s}$ must elapse between the negative going edge of the start pulse and the first active clock edge that indicates the MSB desicion.

(d) To ensure reliable clocking the positive-going edge of the start pulse should not occur within 200ns of an active (negative-going) clock edge. The ideal place for the positive-going edge of the start pulse is coincident with a positive-going clock edge. As a special case of the above conditions the start pulse may be synchronous with a negative-going clock pulse.

PRACTICAL CLOCK AND SYNCHRONISING CIRCUITS

The actual method of generating the clock signal and synchronising it to the start conversion pulse (or vice versa) will depend on the system in which the ZN427 is incorporated.

When used with a microprocessor the ZN427

can be treated as RAM and can be assigned a memory address using an address decoder. If the μP clock is used to drive the ZN427 and the μP write pulse meets the ZN427 timing criteria with respect to the μP clock then generating the start pulse is simply a matter of gating the decoded address with the microprocessor write pulse. Whilst the conversion is being performed the microprocessor can perform other instructions or No operation (NOP). When the conversion is complete the outputs can be enabled onto the bus by gating the decoded address with the read pulse. A timing diagram for this sequence of operation is given in Fig. 3.

An advantage of using the microprocessor clock is that the conversion time is known precisely in terms of machine cycles. The data outputs may therefore be read after a fixed delay of at least nine clock cycles after the end of the WR pulse, when the conversion will be complete.

Alternatively the read operation may be initiated by using the BUSY output to generate an interrupt request.




Fig. 3 Typical timing diagram using μP clock and write pulse

In some systems, for example single-chip microcomputers such as the 8048, this simple method may not be feasible for one or more of the following reasons:



- The MPU clock is not available externally.
- The clock frequency is too high.

ZN427

T-51-10-08

(c) The write pulse timing criteria make it unsuitable for direct use as a start conversion pulse.

If any of these conditions apply then the self-synchronising clock circuit of Fig. 4a is recommended.



N1 is connected as an astable multivibrator which, when the $\overline{\text{BUSY}}$ output is high, is inhibited by the output of N2 holding one of its inputs low. The start conversion pulse resets the $\overline{\text{BUSY}}$ flag and N1 begins to oscillate. When the conversion is complete $\overline{\text{BUSY}}$ goes high and the clock is inhibited.

Since the start pulse starts the clock it may occur at any time. The only constraints on the start pulse are that it must be longer than 250ns but at least 200ns shorter than the first clock pulse. The first clock pulse is in fact longer than the

rest since C1 starts from a fully charged condition whereas on subsequent cycles it changes between the upper and lower thresholds (V_{T+} and V_{T-}) of the Schmitt trigger.

T-51-10-08

LOGIC INPUTS AND OUTPUTS

The logic inputs of the ZN427 utilise the emitter-follower configuration shown in Fig. 5. This gives extremely low input currents for CMOS as well as TTL compatibility.





Fig. 5 Equivalent circuit of all inputs

The $\overline{\text{BUSY}}$ output, shown in Fig. 6, utilises a passive pullup for CMOS/TTL compatibility.



The data outputs have three-state buffers, an equivalent circuit of which is shown in Fig. 7. Whilst the RD input is low both output transistors are turned off and the output is in a

high impedance state. When RD is high the data output will assume the appropriate logic state (0 or 1).

T-51-10-08




Fig. 7 Equivalent circuit of data outputs

A test circuit and timing diagram for the output enable/disable delays are given in Fig. 8.




Fig. 8 Output enable/disable waveforms

ANALOGUE CIRCUITS

D-A CONVERTER

The converter is of the voltage switching type and uses an R-2R ladder network as shown in Fig. 9. Each element is connected to either 0V or $V_{REF IN}$ by transistor voltage switches specially designed for low offset voltage (<1mV).

A binary weighted voltage is produced at the output of the R-2R ladder:

$$\text{D-A output} = \frac{n}{256} (V_{REF IN} - V_{OS}) + V_{OS}$$

where n is the digital input to the D-A from the successive approximation register.

T-51-10-08

V_{OS} is a small offset voltage that is produced by the device supply current flowing in the package lead resistance. The value of V_{OS} is typically 2mV for the ZN427E-8 and ZN427D (4mV, ZN427J-8). This offset will normally be removed by the setting up procedure and since the offset temperature coefficient is low ($8\mu\text{V}/^\circ\text{C}$) the effect on accuracy will be negligible.

The D-A output range can be considered to be $8 \cdot V_{REF IN}$ through an output resistance R ($4k\Omega$).




Fig. 9 R-2R ladder network

REFERENCE

(a) Internal reference

The internal reference is an active bandgap circuit which is equivalent to a 2.5V Zener diode with a very low slope impedance (Fig. 10). A resistor (R_{REF}), should be connected between pins 8 and 10. The recommended value of 390Ω will supply a nominal reference current of $(5.0-2.5)/0.39 = 6.4\text{mA}$. A stabilising/decoupling capacitor $C_{REF}(4\mu\text{F})$, is required between pins 8 and 9. For internal reference operation $V_{REF OUT}$ (pin 8) is connected to $V_{REF IN}$ (pin 7).

Up to five ZN427's may be driven from one internal reference, there being no need to reduce R_{REF} . This useful feature saves power and gives excellent gain tracking between the converters.

Alternatively the internal reference can be used as the reference voltage for other external circuits and can source or sink up to 3mA.




Fig.10 Internal voltage reference

(b) External reference

If required an external reference voltage in the range +1.5 to +3.0V may be connected to $V_{REF IN}$. The slope resistance of such a reference source should be less than $\frac{2.5}{n} \Omega$, where n is the number of converters supplied.

should be derived from the same supply. The external reference can vary from +1.5 to +3.0V. The ZN427 will operate if $V_{REF IN}$ is less than +1.5V but reduced overdrive to the comparator will increase its delay and so the conversion time will need to be increased.

RATIOMETRIC OPERATION

If the output from a transducer varies with its supply then an external reference for the ZN427

COMPARATOR

The ZN427 contains a fast comparator, the equivalent input circuit of which is shown in Fig. 11.




Fig. 11 Comparator equivalent circuit

The comparator derives the tail current, I_{EXT} , for its first stage from an external resistor, R_{EXT} , which is taken to a negative supply V_- .

This arrangement allows the ZN427 to work with any negative supply in the range -3 to -30 volts. The ZN427 is designed to be insensitive to changes in I_{EXT} from $25\mu A$ to $150\mu A$. The suggested nominal value of I_{EXT} is $65\mu A$ and a suitable value for R_{EXT} is given by $R_{EXT} = |V_-|15k\Omega$.

The output from the D-A converter is connected through the $4k\Omega$ ladder resistance to one side of the comparator. The analogue input to be converted could be connected directly to the other comparator input (V_{IN} , pin 6) but for optimum stability with temperature the analogue input should be applied through a source resistance ($R_{IN} = 4k\Omega$) to match the ladder resistance.

T-51-10-08

ANALOGUE INPUT RANGES

The basic connection of the ZN427 shown in Fig. 12 has an analogue input range 0 to $V_{REF IN}$, which, in some applications, may be made available from previous signal conditioning/scaling circuits. Input voltage ranges greater than this are accommodated by providing an attenuator on the comparator input, whilst for smaller input ranges the signal must be amplified to a suitable level.

Bipolar input ranges are accommodated by offsetting the analogue input range so that the comparator always sees a positive input voltage.

V_- (volts)	$R_{EXT}(\pm 10\%)$
-3	47k Ω
-5	82k Ω
-10	150k Ω
-12	180k Ω
-15	220k Ω
-20	330k Ω
-25	390k Ω
-30	470k Ω




Fig. 12 External components for basic operation

ZN427

T-51-10-08

UNIPOLAR OPERATION

The general connection for unipolar operation is shown in Fig. 13.

The values of R_1 and R_2 are chosen so that $V_{IN} = V_{REF IN}$ when the Analogue Input (A_{IN}) is at full-scale. The resulting full-scale range is given by

$$A_{IN FS} = \left(1 + \frac{R_1}{R_2} \right) V_{REF IN} = G \cdot V_{REF IN}$$

To match the ladder resistance $R_1//R_2$ ($\approx R_{IN}$) = 4k Ω .

The required nominal values of R_1 and R_2 are given by $R_1 = 4G \text{ k}\Omega$, $R_2 = \frac{4G}{G-1} \text{ k}\Omega$




Fig. 13 Unipolar operation - general connection

Using these relationships a table of nominal values of R_1 and R_2 can be constructed for $V_{REF IN} = 2.5$ volts.

Input range	G	R_1	R_2
+ 5V	2	8k Ω	8k Ω
+ 10V	4	16k Ω	5.33k Ω

GAIN ADJUSTMENT

Due to tolerances in R_1 and R_2 , tolerances in V_{REF} and the gain (full-scale) error of the DAC, some adjustment should be incorporated into R_1 to calibrate the full-scale of the converter. When used with the internal reference and 2% resistors a preset capable of adjusting R_1 by at least $\pm 5\%$ of its nominal value is suggested.

ZERO ADJUSTMENT

Due to offsets in the DAC and comparator the zero (0 to 1) code transition would occur with typically 15mV applied to the comparator input, which corresponds to $+ 1\frac{1}{2}$ LSB with a 2.56V reference.

Zero adjustment must therefore be provided to set the zero transition to its correct value of $+ \frac{1}{2}$ LSB or 5mV with a 2.56V reference. This is achieved by applying an adjustable positive offset to the comparator input via P2 and R3. The values shown are suitable for all input

ranges greater than $1 \frac{1}{2}$ times $V_{REF IN}$.

Practical circuit values for +5 and +10V input ranges are given in Fig. 14, which incorporate both zero and gain adjustments.

T-51-10-08




Fig. 14 Unipolar operation - component values

UNIPOLAR ADJUSTMENT PROCEDURE

- (i) Apply continuous SC pulses at intervals long enough to allow complete conversion and monitor the digital outputs.
- (ii) Apply full-scale minus $1 \frac{1}{2}$ LSB to A_{IN} and adjust gain until bit 8 (LSB) output just flickers between 0 and 1 with all other bits at 1.
- (iii) Apply $\frac{1}{2}$ LSB to A_{IN} and adjust zero until bit 8 just flickers between 0 and 1 with all other bits at 0.

UNIPOLAR SETTING UP POINTS

Input range, +FS	$\frac{1}{2}$ LSB	FS - $1 \frac{1}{2}$ LSB
+5V	9.8mV	4.9707V
+10V	19.5mV	9.9414V

$$1\text{LSB} = \frac{\text{FS}}{256}$$

ZN427

UNIPOLAR LOGIC CODING

T-51-10-08

Analogue input (A_{IN}) (Nominal code centre value)	Output code (Binary)
FS - 1LSB	11111111
FS - 2LSB	11111110
$\frac{3}{4}$ FS	11000000
$\frac{1}{2}$ FS + 1LSB	10000001
$\frac{1}{2}$ FS	10000000
$\frac{1}{2}$ FS - 1LSB	01111111
$\frac{1}{4}$ FS	01000000
1LSB	00000001
0	00000000

BIPOLAR OPERATION

For bipolar operation the input to the ZN427 is


offset by half full-scale by connecting a resistor R_3 between $V_{REF IN}$ and V_{IN} (Fig. 15).

Fig. 15 Bipolar operation - general connection

When $A_{IN} = -FS$, V_{IN} needs to be equal to zero.

When $A_{IN} = +FS$, V_{IN} needs to be equal to $V_{REF IN}$.

If full-scale range is $\pm G \cdot V_{REF IN}$ then $R_1 = (G - 1) \cdot R_2$ and $R_1 = G \cdot R_3$ fulfil the required conditions.

To match the ladder resistance, $R_1/R_2/R_3 (= R_{IN}) = 4k\Omega$.

Thus the nominal values of R_1, R_2, R_3 are given by $R_1 = 8 Gk\Omega$, $R_2 = 8G/(G - 1)k\Omega$, $R_3 = 8k\Omega$.

A bipolar range of $\pm V_{REF IN}$ (which corresponds to the basic unipolar range 0 to $+V_{REF IN}$) results if $R_1 = R_3 = 8k\Omega$ and $R_2 = \infty$.

Assuming that $V_{REF IN} = 2.5$ volts the nominal values of resistors for ± 5 and $\pm 10V$ input ranges are given in the following table.

T-51-10-08

Input range	G	R ₁	R ₂	R ₃
±5V	2	16kΩ	16kΩ	8kΩ
±10V	4	32kΩ	10.66kΩ	8kΩ

Minus full-scale (offset) is set by adjusting R₁ about its nominal value relative to R₃. Plus full-scale (gain) is set by adjusting R₂ relative to R₁.

Practical circuit realisations are given in Fig. 16.




Fig. 16 Bipolar operation - component values

Note that in the ±5V case R₃ has been chosen as 7.5kΩ (instead of 8.2kΩ) to get a more symmetrical range of adjustment using standard potentiometers.

BIPOLAR ADJUSTMENT PROCEDURE

- (i) Apply continuous SC pulses at intervals long enough to allow a complete conversion and monitor the digital outputs.
- (ii) Apply $-(FS - \frac{1}{2}LSB)$ to A_{IN} and adjust offset until the bit 8 (LSB) output just flickers between 0 and 1 with all other bits at 0.
- (iii) Apply $+(FS - 1\frac{1}{2}LSB)$ to A_{IN} and adjust gain until bit 8 just flickers between 0 and 1 with all other bits at 1.
- (iv) Repeat step (ii).

BIPOLAR SETTING-UP POINTS

Input range, ±FS	$-(FS - \frac{1}{2}LSB)$	$+(FS - 1\frac{1}{2}LSB)$
±5V	-4.9805V	+4.9414V
±10V	-9.9609V	+9.8828V

$$1LSB = \frac{2FS}{265}$$

ZN427

BIPOLAR LOGIC CODING

T-51-10-08

Analogue input (A_{IN}) (Nominal code centre value)	Output code (Offset binary)
+ (FS - 1LSB)	11111111
+ (FS - 2LSB)	11111110
+ ½FS	11000000
+ 1LSB	10000001
0	10000000
- 1LSB	01111111
- ½FS	01000000
- (FS - 1LSB)	00000001
- FS	00000000

SINGLE 5V SUPPLY RAIL OPERATION

The ZN427 takes very little power from the negative rail and so a suitable negative supply can be generated very easily using a 'diode pump' circuit.

The circuit shown in Fig. 17 works with any clock frequency from 10kHz to 1MHz and can supply up to five ZN427's.




Fig. 17 Single 5V supply operation