

74ABT16541 16-Bit Buffer/ Line Driver with TRI-STATE® Outputs

General Description

The 'ABT16541 contains sixteen non-inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Individual TRI-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

Features


- Separate control logic for each nibble
- 16-bit version of the 'ABT541
- Outputs sink capability of 64 mA, source capability of 32 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Commercial	Package Number	Package Description
74ABT16541CSSC (Note 1)	MS48A	48-Lead (0.300" Wide) Molded Shrink Small Outline, JEDEC (SSOP)
74ABT16541CMTD (Notes 1, 2)	MTD48	48-Lead Molded Thin Shrink Small Outline, JEDEC (TSSOP)

Note 1: Devices also available in 13" reel. Use suffix = SSCX and MTDX.


Note 2: Contact factory for package availability.

Logic Symbol



Connection Diagram

Pin Assignment for SSOP



Pin Description

Pin Names	Description
OE _n	Output Enable Inputs (Active Low)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description

The 'ABT16541 contains sixteen non-inverting buffers with TRI-STATE outputs. The device is byte (8 bits) controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.



Truth Tables

Inputs			Outputs
$\overline{1OE}_1$	$\overline{1OE}_2$	I_0-I_7	O_0-O_7
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Inputs			Outputs
$2OE_1$	$2OE_2$	I_8-I_{15}	O_8-O_{15}
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

H = High Voltage Level
 L = Low Voltage Level
 X = Immaterial
 Z = High Impedance

Logic Diagrams



Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disabled or Power-off State in the HIGH State	-0.5V to 5.5V -0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

DC Latchup Source Current	-500 mA
Over Voltage Latchup (I/O)	10V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	-40°C to +85°C
Supply Voltage Commercial	+4.5V to +5.5V
Minimum Input Edge Rate Data Input	(ΔV/Δt) 50 mV/ns
Enable Input	20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT16541			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	74ABT	2.5		V	Min	I _{OH} = -3 mA
		74ABT	2.0		V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage	74ABT		0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current			5 5	μA	Max	V _{IN} = 2.7V (Note 1) V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-5 -5	μA	Max	V _{IN} = 0.5V (Note 1) V _{IN} = 0.0V
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OZH}	Output Leakage Current			50	μA	0 - 5.5V	V _{OUT} = 2.7V; $\overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current			-50	μA	0 - 5.5V	V _{OUT} = 0.5V; $\overline{OE}_n = 2.0V$
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{OEX}	Output High Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V All Other Pins GND
I _{OCH}	Power Supply Current			100	μA	Max	All Outputs HIGH
I _{OCL}	Power Supply Current			60	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			100	μA	Max	$\overline{OE}_n = V_{CC}$ All Others at V _{CC} or GND
I _{OCT}	Additional I _{CC} /Input	Outputs Enabled		2.5	mA	Max	V _I = V _{CC} - 2.1V Enable Input V _I = V _{CC} - 2.1V Data Input V _I = V _{CC} - 2.1V All Others at V _{CC} or GND
		Outputs TRI-STATE		2.5	mA		
		Outputs TRI-STATE		50	μA		
I _{CCD}	Dynamic I _{CC} (Note 1)	No Load		0.1	mA/ MHz	Max	Outputs Open, $\overline{OE}_n = GND$ One Bit Toggling, 50% Duty Cycle

Note 1: Guaranteed but not tested.

DC Electrical Characteristics (Continued)

Symbol	Parameter	ABT16541			Units	V _{CC}	Conditions C _L = 50 pF R _L = 500Ω
		Min	Typ	Max			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.4	0.7		V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-1.0		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.7	3.0		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.4		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

Symbol	Parameter	74ABT			74ABT		Units
		T _A = +25°C V _{CC} = +5V C _L = 50 pF			T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF		
		Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Data to Outputs	1.0	2.3	3.9	1.0	3.9	ns
t _{PZH} t _{PZL}	Output Enable Time	1.5	3.5	6.3	1.5	6.3	
t _{PHZ} t _{PLZ}	Output Disable Time	1.0	4.2	6.7	1.0	6.7	ns
		1.0	3.2	6.7	1.0	6.7	

Extended AC Electrical Characteristics

Symbol	Parameter	74ABT			74ABT		74ABT		Units
		-40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF 16 Outputs Switching (Note 4)			T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 1 Output Switching (Note 5)		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 16 Outputs Switching (Note 6)		
		Min	Typ	Max	Min	Max	Min	Max	
f _{toggle}	Max Toggle Frequency	100							MHz
t _{PLH} t _{PHL}	Propagation Delay Data to Outputs	1.5	5.0		1.5	6.0	2.5	8.0	ns
t _{PZH} t _{PZL}	Output Enable Time	1.5	6.5		2.5	7.8	2.5	9.5	
t _{PHZ} t _{PLZ}	Output Disable Time	1.0	6.7		(Note 7)		(Note 7)		ns
		1.0	6.7						

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

Skew

Symbol	Parameter	74ABT	74ABT	Units
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50\text{ pF}$ 16 Outputs Switching (Note 3)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 250\text{ pF}$ 16 Outputs Switching (Note 4)	
		Max	Max	
t_{OSHL} (Note 1)	Pin to Pin Skew HL Transitions	1.0	1.5	ns
t_{OSLH} (Note 1)	Pin to Pin Skew LH Transitions	1.0	1.5	ns
t_{ps} (Note 5)	Duty Cycle LH-HL Skew	1.5	1.5	ns
t_{OST} (Note 1)	Pin to Pin Skew LH/HL Transitions	1.7	2.0	ns
t_{pv} (Note 2)	Device to Device Skew LH/HL Transitions	2.0	2.5	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). The specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.)

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance

Symbol	Parameter	Typ	Units	Conditions $T_A = 25^\circ\text{C}$
C_{IN}	Input Capacitance	5.0	pF	$V_{CC} = 5.0\text{V}$
C_{OUT} (Note 1)	Output Capacitance	9.0	pF	$V_{CC} = 5.0\text{V}$

Note 1: C_{OUT} is measured at frequency $f = 1\text{ MHz}$; per MIL-STD-883B, Method 3012.

AC Loading



*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2a. Test Input Pulse Requirements

Amplitude	Rep Rate	t_w	t_r	t_f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 2b. Test Input Signal Requirements




FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 4. Propagation Delay, Pulse Width Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/12149-29




Physical Dimensions inches (millimeters) unless otherwise noted



**48-Lead SSOP (0.300" Wide) (SS)
NS Package Number MS48A**

Physical Dimensions millimeters (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

<http://www.national.com>

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85
English Tel: +49 (0) 180-532 78 32
Français Tel: +49 (0) 180-532 93 58
Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.

Tel: 81-043-299-2308
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.