

Triple Line Receiver

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.


Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumentation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A V_{BB} reference is provided which is useful in making the MC10114 a Schmit trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.

$P_D = 145 \text{ mW typ/pkg}$
 $t_{pd} = 2.4 \text{ ns typ (Single Ended Input)}$
 $t_{pd} = 2.0 \text{ ns typ (Differential Input)}$
 $t_r, t_f = 2.1 \text{ ns typ (20\% to 80\%)}$

LOGIC DIAGRAM



$V_{CC1} = \text{PIN 1}$
 $V_{CC2} = \text{PIN 16}$
 $V_{EE} = \text{PIN 8}$

* V_{BB} to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

MC10114



L SUFFIX
CERAMIC PACKAGE
CASE 620-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX
PLCC
CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits							Unit	
			-30°C		+25°C			+85°C			
			Min	Max	Min	Typ	Max	Min	Max		
Power Supply Drain Current	I _E	8		39			28	35		39	mAdc
Input Current	I _{inH}	4		70				45		45	μAdc
	I _{CBO}	4		1.5				1.0		1.0	μAdc
Output Voltage Logic 1	V _{OH}	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		Vdc
		3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		Vdc
Output Voltage Logic 0	V _{OL}	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615		Vdc
		3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615		Vdc
Threshold Voltage Logic 1	V _{OHA}	2	-1.080		-0.980				-0.910		Vdc
		3	-1.080		-0.980				-0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	2		-1.655			-1.630		-1.595		Vdc
		3		-1.655			-1.630		-1.595		Vdc
Reference Voltage	V _{BB}	11	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150		Vdc
Common Mode Rejection Test	V _{OH}	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		Vdc
		3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		Vdc
	V _{OL}	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615		Vdc
		3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615		Vdc
Switching Times (50Ω Load)			Min	Max	Min	Typ	Max	Min	Max	ns	
Propagation Delay	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2	1.0	4.4	1.0	2.4	4.0	0.9	4.3		
		2	1.0	4.4	1.0	2.4	4.0	0.9	4.3		
		3	1.0	4.4	1.0	2.4	4.0	0.9	4.3		
		3	1.0	4.4	1.0	2.4	4.0	0.9	4.3		
Rise Time (20 to 80%)	t ₂₊ t ₃₊	2	1.5	3.8	1.5	2.1	3.5	1.5	3.7		
		3	1.5	3.8	1.5	2.1	3.5	1.5	3.7		
Fall Time (20 to 80%)	t ₂₋ t ₃₋	2	1.5	3.8	1.5	2.1	3.5	1.5	3.7		
		3	1.5	3.8	1.5	2.1	3.5	1.5	3.7		

3

ELECTRICAL CHARACTERISTICS (continued)

			TEST VOLTAGE VALUES (Volts)					From Pin 11	Unit
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}		
@ Test Temperature			-30°C	-0.890	-1.890	-1.205	-1.500	From Pin 11	
			+25°C	-0.810	-1.850	-1.105	-1.475		
			+85°C	-0.700	-1.825	-1.035	-1.440		
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					Unit	
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}		
Power Supply Drain Current	I _E	8		4, 9, 12			5, 10, 13	mAdc	
Input Current	I _{inH}	4	4	9, 12			5, 10, 13	μAdc	
	I _{inL}	4		9, 12			5, 10, 13	μAdc	
Output Voltage	Logic 1	VOH	2 3	4 9, 12	9, 12 4		5, 10, 13 5, 10, 13	Vdc	
		Logic 0	VOL	2 3	9, 12 4	4 9, 12		5, 10, 13 5, 10, 13	Vdc
Threshold Voltage	Logic 1	VOHA	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	Vdc
		Logic 0	VOLA	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13
Reference Voltage	V _{BB}	11					5, 10, 13	Vdc	
Common Mode Rejection Test	VOH	2 3						Vdc	
	VOL	2 3						Vdc	
Switching Times (50Ω Load)						Pulse In	Pulse Out		
Propagation Delay	t ₄₊₂₊	2				4	2	5, 10, 13	ns
	t ₄₋₂₋	2				4	2	5, 10, 13	
	t ₄₊₃₋	3				4	3	5, 10, 13	
	t ₄₋₃₊	3				4	3	5, 10, 13	
Rise Time (20 to 80%)	t ₂₊	2				4	2	5, 10, 13	
	t ₃₊	3				4	3	5, 10, 13	
Fall Time (20 to 80%)	t ₂₋	2				4	2	5, 10, 13	
	t ₃₋	3				4	3	5, 10, 13	

3

ELECTRICAL CHARACTERISTICS (continued)

③ Test Temperature			TEST VOLTAGE VALUES (Volts)						
			V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	V _{EE}		
-30°C	+0.110	-0.890	-1.890	-2.890	-5.2				
+25°C	+0.190	-0.850	-1.810	-2.850	-5.2				
+85°C	+0.300	-0.825	-1.700	-2.825	-5.2				
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					V _{CC} Gnd	
			V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	V _{EE}		
Power Supply Drain Current	I _E	8					8	1, 16	
Input Current	I _{inH}	4					8	1, 16	
	I _{inL}	4					8, 4	1, 16	
Output Voltage Logic 1	V _{OH}	2					8	1, 16	
		3					8	1, 16	
Output Voltage Logic 0	V _{OL}	2					8	1, 16	
		3					8	1, 16	
Threshold Voltage Logic 1	V _{OHA}	2					8	1, 16	
		3					8	1, 16	
Threshold Voltage Logic 0	V _{OLA}	2					8	1, 16	
		3					8	1, 16	
Reference Voltage	V _{BB}	11					8	1, 16	
Common Mode Rejection Test	V _{OH}	2	4	5			8	1, 16	
		3		5	4		8	1, 16	
	V _{OL}	2		5	4		8	1, 16	
		3	4	5			8	1, 16	
Switching Times (50Ω Load)							-3.2 V	+2.0 V	
Propagation Delay	t ₄₊₂₊	2					8	1, 16	
	t ₄₋₂₋	2					8	1, 16	
	t ₄₊₃₋	3					8	1, 16	
	t ₄₋₃₊	3					8	1, 16	
Rise Time (20 to 80%)	t ₂₊	2					8	1, 16	
	t ₃₊	3					8	1, 16	
Fall Time (20 to 80%)	t ₂₋	2					8	1, 16	
	t ₃₋	3					8	1, 16	

* V_{IHH} = Input Logic 1 level shifted positive one volt for common mode rejection tests
 V_{ILH} = Input Logic 0 level shifted positive one volt for common mode rejection tests
 V_{IHL} = Input Logic 1 level shifted negative one volt for common mode rejection tests
 V_{ILL} = Input Logic 0 level shifted negative one volt for common mode rejection tests

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.