

Absolute Maximum Ratings

Voltage on any pin relative to V_{ss}	V_i	-0.3V to +7	V
Power Dissipation	P_t	2	W
Storage Temperature	T_{stg}	-65 to +150	°C

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
Input High Voltage	V_{ih}	2.2	-	6.0	V
Input Low Voltage	V_{il}	-0.3	-	0.8	V
Operating Temperature	T_a	0	-	70	°C
	T_{al}	-40	-	85	°C (88C1)
	T_{am}	-55	-	125	°C (88CM,MB)

DC Electrical Characteristics

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{ii}	$V_{in} = \text{Gnd to } V_{cc}$	-	-	5.0	uA
Output Leakage Current	I_{io}	$\overline{CS1} = V_{ih}$ or $CS2 = V_i$ or $\overline{OE} = V_{ih}$, $V_{in} = \text{Gnd to } V_{cc}$	-	-	5.0	uA
Operating Power Supply Current	I_{cc}	$\overline{CS1} = V_i$, $CS2 = V_{ih}$, $I_{io} = 0\text{mA}$	-	50	70	mA
Standby Power Supply Current	I_{cc1}	$\overline{CS1} \geq V_{ih}$ or $CS2 \leq V_i$	-	2.0	10	mA
	I_{cc2}	$\overline{CS1} \geq V_{cc} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$ $V_{in} \geq V_{cc} - 0.2\text{V}$ or $V_{in} \leq 0.2\text{V}$	-	1	100	uA
Output Voltage	V_{ol}	$I_o = 2.1\text{mA}$	-	-	0.4	V
	V_{oh}	$I_{oh} = -1.0\text{mA}$	2.4	-	-	V

Note 1: Typical values are at $V_{cc} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.

Capacitance ($V_{cc} = 5\text{V} \pm 10\%$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	LCC max	DIL max	Unit
Input Capacitance:	C_{in}	$V_{in} = 0\text{V}$	6	10	pF
I/O Capacitance:	C_{io}	$V_{io} = 0\text{V}$	8	12	pF

Note: This parameter is sampled and not 100% tested.


AC Test Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 10ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF (including scope & jig)
- * $V_{cc} = 5\text{V} \pm 10\%$

Electrical Characteristics & Recommended AC Operating Conditions
Read Cycle

Parameter	Symbol	-15		-20		Unit
		min	max	min	max	
Read Cycle Time	t_{RC}	150	-	200	-	ns
Address Access Time	t_{AA}	-	150	-	200	ns
Chip Selection to Output ($\overline{CS1}$)	t_{CO1}	-	150	-	200	ns
Chip Selection to Output (CS2)	t_{CO2}	-	150	-	200	ns
Output Enable to Output Valid	t_{OE}	-	70	-	100	ns
Output Hold from Address Change	t_{OH}	10	-	10	-	ns
Chip Selection to Output in Low Z($\overline{CS1}$)	t_{LZ1}	10	-	10	-	ns
Chip Selection to Output in Low Z(CS2)	t_{LZ2}	10	-	10	-	ns
Output Enable to Output in Low Z	t_{OLZ}	5	-	10	-	ns
Chip Deselection to Output in High Z($\overline{CS1}$)	t_{HZ1}	0	50	0	70	ns
Chip Deselection to Output in High Z(CS2)	t_{HZ2}	0	50	0	70	ns
Output Disable to Output in High Z	t_{OHZ}	0	50	0	70	ns

Read Cycle Timing Waveform (1,2,3)



Notes:


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
3. \overline{WE} is high for Read Cycle.

T-46-23-12


Write Cycle

Parameter	Symbol	-15		-20		Unit
		min	max	min	max	
Write Cycle Time	t_{WC}	150	-	200	-	ns
Chip Selection to End of Write	t_{CW}	100	-	120	-	ns
Address Valid to End of Write	t_{AW}	100	-	120	-	ns
Address Setup Time	t_{AS}	0	-	0	-	ns
Write Pulse Width	t_{WP}	90	-	110	-	ns
Write Recovery Time (\overline{WE} , $\overline{CS1}$)	t_{WR1}	10	-	10	-	ns
Write Recovery Time ($\overline{CS2}$)	t_{WR2}	10	-	10	-	ns
Write to Output in High Z	t_{WHZ}	0	50	0	70	ns
Data to Write Time Overlap	t_{DW}	60	-	80	-	ns
Data Hold from Write Time	t_{DH}	10	-	10	-	ns
Output Active from End of Write	t_{OW}	5	-	10	-	ns

Write Cycle No.1 Timing Waveform: \overline{OE} Clock



Write Cycle No.2 Timing Waveform: OE Low Fix



Notes:


1. A write occurs during the overlap (t_{WC}) of a low $\overline{CS1}$, a high $CS2$ and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, $CS2$ going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, $CS2$ going low and \overline{WE} going high. t_{WC} is measured from the beginning of write to the end of write.
2. t_{WC} is measured from the later of $\overline{CS1}$ going low or $CS2$ going high to the end of write.
3. t_{WR1} is measured from the address valid to the beginning of write.
4. t_{WR2} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at $\overline{CS1}$ or \overline{WE} going high. t_{WR2} applies in case a write ends at $CS2$ going low.
5. During this period, I/O pins are in the output state, therefore input signals of opposite phase to the outputs must not be applied.
6. If $\overline{CS1}$ goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
7. D_{out} is in the same phase as written data of this write cycle.
8. D_{out} is the read data of next address.
9. If $\overline{CS1}$ is low and $CS2$ is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

Low V_{cc} Data Retention Characteristics - LP Version Only ($t_a = -55$ to $+125^\circ C$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Data Retention Voltage	V_{DR1}	$\overline{CS1}, CS2 \geq V_{cc} - 0.2V$ or $CS2 \leq 0.2V$	2.0	-	5.5	V
Data Retention Voltage	V_{DR2}	$CS2 \leq 0.2V$	2.0	-	5.5	V
Data Retention Current	I_{CCDR1}	$V_{cc} = 3.0V, \overline{CS1} \geq V_{cc} - 0.2V$ $CS2 \geq V_{cc} - 0.2V$ or $CS2 \leq 0.2V$	-	-	100*	μA
Chip Deselect to Data Retention Time	t_{CDR}	$V_{cc} = 3.0V, CS2 \leq 0.2V$ See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	t_{RC}^{**}	-	-	ns

* For $t_a = 25^\circ C, I_{CCDR1,2} = 0.2\mu A, t_a = 60^\circ C, I_{CCDR1,2} = 1.0\mu A$
 ** t_{WC} = Head Cycle Time

Waveform 1 ($\overline{CS1}$ Controlled)



Waveform 2 ($CS2$ Controlled)



Military Screening Procedure


Component Screening Flow for high reliability product is in accordance with Mil-883C method 5004 and is detailed below:

MB COMPONENT SCREENING FLOW		
SCREEN	TEST METHOD (Per MIL 883C)	LEVEL
Visual and Mechanical		
Internal visual	2010 Condition B or manufacturers equivalent	100%
High-temperature storage	1008 Condition C (24hrs @ 150°C)	100%
Temperature cycle	1010 Condition C (10 Cycles, -65°C to 150°C)	100%
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%
Pre-Burn-in electrical	Per applicable device specifications at Ta=+25°C	100%
Burn-in	Method 1015, Condition D, Ta=+125°C, 160hrs min	100%
Final Electrical Tests	Per applicable Device Specification	
Static (dc)	a) @ Ta=+25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Functional	a) @ Ta=+25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Switching (ac)	a) @ Ta=+25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Percent Defective allowable(PDA)	Calculated at post-burn-in at Ta=+25°C	5%
Hermeticity	1014	
Fine	Condition A	100%
Gross	Condition C	100%
External Visual	2009 Per vendor or customer specification	100%

Note: For BS Approved part, ask for the Detail Specification relevant to this part.

Ordering Information

MSM88SUM-20



Blank = Commercial
 I = Industrial
 M = Military
 MB = BS or MIL-STD-883
 BS = Full BS approved part

Blank = Commercial
 U = Ultra Low Power part

W = Leadless Chip-Carrier
 S = Side-Brazed DIL



MEMORY PRODUCTS LIMITED
 Elm Road
 West Chilton Industrial Estate
 North Shields
 Tyne & Wear
 England
 NE29 8SE
 Telex 53206
 Fax (091) 259 0997
 Telephone (091) 252 0690

The policy of the company is one of continuous development and while the information present is believed to be accurate no liability is assumed for any data contained herewith and the company reserves the right to make changes without notice at any time.