

Telex 53206 Fax (091) 259 0997 Telephone (091) 258 0690

7-46-23-1**2** 8Kx 8 SRAM

MSM88U-15/20


Issue 3.0 : November 1988

8, 192 x 8 CMOS High Speed Static RAM


Features


Fast Access Times of 150/200 nS
Full CMOS Design-6 transistor cell
Standard 28 pin DIL/32 pin LCC footprint
Completely Static Operation
Equal Access and Cycle Times
Standby Current of 1µA
Battery back-up capability
Directly TTL compatible
Common data inputs & outputs
May be Screened in accordance with BS9400
and MIL-STD-883C (suffix MB)

Block Diagram




Pin Definitions






Package Details Dimensions in mm (inches)

32 Pin LCC ('W' Package)



28 Pin DIL ('S' Package)



Absolute Maximum Ratings

Voltage on any pin relative to V _{ss}	V,	-0.3V to +7	٧
Power Dissipation	P,	2	W
Storage Temperature	T _{stg}	-65 to +150	۰C

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V _∞	4.5	5.0	5.5	V
Input High Voltage	V _{in}	2.2	-	6.0	V
Input Low Voltage	٧, ``	-0.3	-	8.0	V
Operating Temperature	T.	0	-	70	. C
	$T_{a_l}^{\mathtt{n}}$	-40	-	85	°C (88CI)
	T _{am}	-55	-	125	°C (88CM,MB)

DC Electrical Characteristics

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	l _{ii}	V _{in} ≖Gnd to V _∞	-	-	5.0	uA
Output Leakage Current	1 _{lo}	CS1=V _h or CS2=V _e or OE=V _h , V _{ko} =Gnd to V _{cc}	-	•	5.0	uA
Operating Power Supply Current	I _∞	$CS1=V_{\mu}, CS2=V_{\mu}, I_{\nu_0}=0$ mA,	-	50	70	mA
Standby Power Supply Current	l _{œ1}	CS1≥V _a or CS2≤V _a	-	2.0	10	mA
•••	l _{cc2}	CS1≥Vcc-0.2V or CS2≤0.2V V _{ID} ≥Vcc-0.2V or V _{ID} ≤0.2V	-	1	100	uA
Output Voltage	V_{ol}	l_=2.1mA	-	-	0.4	٧
•	V _{oh}	l _{oh} =-1.0mA	2.4	-	-	٧

Note 1: Typical values are at V_x=5.0V,T_x=25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_s=25°C)

			LCC	DIL	
Parameter	Symbol	Test Condition	max	max	Unit
Input Capacitance:	C _{in}	V ₁₀ =0V	6	10	pF
I/O Capacitance:	C _m	V _{i/o} =0V	8	12	pF

Note: This parameter is sampled and not 100% tested.


AC Test Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 10ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF (including scope & jig)
- * Vcc=5V±10%

Electrical Characteristics & Recommended AC Operating ConditionsRead Cycle

		-1:	5	-2	0	
Parameter	Symbol	min	max	min	max	Unit
		. = 4				
Read Cycle Time	t _{ec}	150	-	200	-	ns
Address Access Time	t _{AA}	-	150	-	200	ns
Chip Selection to Output (CS1)	t _{co1}	-	150	-	200	ns
Chip Selection to Output (CS2)	t _{co2}	-	150	-	200	ns
Output Enable to Output Valid	t _{oe}	-	70	-	100	ns
Output Hold from Address Change	ton	10	-	10	-	ns
Chip Selection to Output in Low Z(CS1)		10	-	10	-	ns
Chip Selection to Output in Low Z(CS2)		10	-	10	-	ns
Output Enable to Output in Low Z	toz	5	-	10	-	ns
Chip Deselection to Output in High Z(CS	S1) t _{HZ1}	0	50	0	70	ns
Chip Deselection to Output in High Z(CS		0	50	0	70	ns
Output Disable to Output in High Z	t _{oHZ}	0	50	Ō	70	ns

Read Cycle Timing Waveform (1,2,3)



Notes:


- t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
- 3. WE is high for Read Cycle.

Write Cycle


T-46-23-12

		-1 5		-20			
Parameter	Symbol	min	max	min	max	Unit	
Write Cycle Time	t _{wc}	150	-	200	-	ns	
Chip Selection to End of Write	t _{cw}	100	-	120	-	ns	
Address Valid to End of Write	taw	100	-	120	-	ns	
Address Setup Time	tas	0	-	0	-	ns	
Write Pulse Width	twe	90	-	110	-	ns	
Write Recovery Time (WE, CS1)	t _{wa1}	10	-	10	-	ns	
Write Recovery Time (CS2)	t _{wes}	10	-	10	-	ns	
Write to Output in High Z	t _{wiz}	0	50	0	70	ns	
Data to Write Time Overlap	t _{ow}	60	-	80	-	ns	
Data Hold from Write Time	t _{DH}	10	-	10	•	ns	
Output Active from End of Write	t _{ow}	5	•	10	-	ns	

Write Cycle No.1 Timing Waveform: $\overline{\text{OE}}$ Clock



Write Cycle No.2 Timing Waveform: OE Low Fix



Notes:

- Awrite occurs during the overlap (t_) of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low and WE going high, t_ is measured from the beginning of write to the end of write.

 To be measured from the later of CS1 going low or CS2 going high to the tend of write.
- 2.
- high to the end of write.

 t_a is measured from the address valid to the beginning of 3.
- write.

 Lis measured from the end of write to the address change.

 Lin applies in case a write ends at CS1 or WE going high.

 Lin applies in case a write ends at CS2 going low.

 During this period, I/O pins are in the output state, therefore input signals of opposite phase to the outputs must not be 4.
- 5.
- applied.

 If CST goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.


 Dout is in the same phase as written data of this write cycle. 6.
- Dout is the read data of next address
- If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

Low V_{cc} Data Retention Characteristics - LP Version Only (t_a=-55 to +125°C)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Data Retention	V _{DR1}	CS1,CS2≥V _∞ -0.2V or CS2≤0.2V	2.0	-	5.5	٧
Voltage Data Retention	V _{DR2}	CS2≤0.2V Vcc=3.0V,CS1≥Vcc-0.2V	2.0	-	5.5	٧
Current	CCDR1	CS2≥Vcc-0.2V or CS2≤0.2V	-	-	100*	μА
011 5 1 11	CCDR2	Vcc=3.0V,CS2≤0.2V				
Chip Deselect to Data Retention Time	t _{con}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	t _{RC}	-	-	ns

^{*} For t =25°C, l_{ccon13}=0.2μA, t =60°C, l_{ccon12}=1.0μA ** t_{hc}=Read Cycle Time

Waveform 1 (CS1 Controlled)



Waveform 2 (CS2 Controlled)



-_(


Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883C method 5004 and is detailed below:

MB COMPONENT SCREENING FLOW				
SCREEN	TEST METHOD (Per MIL 883C)			
Visual and Mechanical				
Internal visual	2010 Condition B or manufacturers equivalent	100%		
High-temperature storage	1008 Condition C (24hrs @ 150°C)	100%		
Temperature cycle	1010 Condition C (10 Cycles,-65°C to 150°C)	100%		
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%		
Pre-Burn-in electrical	Per applicable device specifications at Ta=+25°C	100%		
Burn-in	Method 1015, Condition D, Ta=+125°C, 160hrs min	100%		
Final Electrical Tests	Per applicable Device Specification			
Static (dc)	a) @ Ta=+25°C and power supply extremes	100%		
	b) @ temperature and power supply extremes	100%		
Functional	a) @ Ta=+25℃ and power supply extremes	100%		
	b) @ temperature and power supply extremes	100%		
Switching (ac)	a) @ Ta=+25°C and power supply extremes	100%		
	b) @ temperature and power supply extremes	100%		
Percent Defective allowable(PDA)	Calculated at post-burn-in at Ta=+25℃	5%		
	1014			
Hermeticity Fine	Condition A	100%		
Gross	Condition C	100%		
External Visual	2009 Per vendor or customer specification	100%		

Note: For BS Approved part, ask for the Detail Specification relevant to this part.

Ordering Information



The policy of the company is one of continuous development and while the information present is believed to be accurate no liability is assumed for any data contained herewith and the company reserves the right to make changes without notice at any time.

©1988 This design is the intellectual property of Hybrid Memory Products Ltd.

