

CMOS Programmable Divide-by-"N" Counter

Standard "A"-Series Types (3-to-15-Volt Rating)

■ CD4059 standard "A"-Series types are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock-cycle wide occurring at a rate equal to the input frequency divided by N. This single output has TTL drive capability. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operating the first counting section. For example, in the ÷ 2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If ÷ 10 is desired for the first section, Ka is set to 1, Kb to 1, and Kc to 0. Jam Inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (÷ 10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the $\dot{\div}$ N mode. For example, in the $\dot{\div}$ 8 mode, the number from which counting-down begins can be preset to:

3rd decade: 1500 2nd decade: 150 1st decade: 15 Last counting section 1000

The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the ÷ 8 mode.

The highest count of the various modes is shown in the column entitled Extended

Counter Range of Table 1. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the ÷5 mode is selected.

Whenever the master preset mode is used, control signals Kb=0 and Kc=0 must be applied for at least 3 full clock pulses.

After the Master Preset Mode inputs have been changed to one of the $\dot{\tau}$ modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Fig.1 illustrates a total count of 3 ($\dot{\tau}$ 8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used the counter jumps back to the "JAM" count when the output pulse appears.





Fig. 1 - Total count of 3.

A "1" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "0". If the Latch Enable is "0", the output pulse will remain high for only 1 cycle of the clock-input signal.

As illustrated in the sample applications, this device is particularly advantageous in communication digital frequency synthesis (VHF, UHF, FM, AM, etc.) where programmable divide-by-"N" counters are an integral part of the synthesizer phase-locked-loop subsystem. The CD4059A can also be used to perform the synthesizer "Fixed Divide-by-R" counting function. It is also useful in general-purpose counters for instrumentation functions such as totalizers, production counters, and "time out" timers.



Operational and Performance Features:

- Synchronous Programmable ÷ N Counter:
 N = 3 to 9999 or 15.999
- Presettable down-counter
- Fully static operation
- Mode-select control of initial decade counting function (÷ 10,8,5,4,2)
- T²L drive capability
- Master preset initialization
- Latchable ÷ N output
- Quiescent current specified to 15 volts
- Max. input leakage current of 1 μA at 15 volts, full package-temperature range
- 1 volt noise margin, full packagetemperature range
- 5-V and 10-V parametric ratings

Applications

- Communications digital frequency synthesizers: VHF, UHF, FM, AM,etc.
- Fixed or programmable frequency division
- "Time out" timer for consumer-application industrial controls
- Companion Application Note,ICAN-6374, "Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM and Citizens Band Transceiver Digital Tuners"

The CD4059A series types are available in a 24-lead ceramic dual-in-line package (D and F suffixes), 24-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	0.5V to +15V
INPUT VOLTAGE RANGE, ALL INPUTS	\dots -0.5V to V_{DD} +0.5V
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	erate Linearly to 100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max	

STATIC ELECTRICAL CHARACTERISTICS

	Conditions			Limits							
Characteristic	ν _ο (۷)	V _{IN} (V)	V _{DD} (V)			+125°	+1250			Units	
	-							Min.		Max.	
Quiescent Device			5	10	10	700	300		0.02	10	┨.
Current,			10	20	20	200	400		0.02	20 500	μΑ
I∟ Max.			15	-		-	-		-	500	
Output Voltage:											
Low Level,		0,5	5			.05		_	0	0.05	
VOL Max.		0,10	10		0	.05		-	0	0.05	l v
High Level,		0,5	5			.95		4.95	5]
VOH Min.		0,10	10		9.	.95		9.95	10	-	
Noise Immunity:			· · · ·								
Inputs Low,			5		1	.5	1.5	2.25		- v	
VNL Min.			10			3	3	4.5	_		
Inputs High,			5		1	.5	1	2.25	_		
VNH Min.			10			3		3	4.5	-	1
Noise Margin:											
Inputs Low,	4,5		5	1							
VNML Min.	9		10	1							
Inputs High,	0.5		5	1							
V _{NMH} Min.	1		10	1							
Output Drive											
Current:				ĺ		}			į	İ	1
N-Channel	0.4		5	2.5	2.3	1.6	1.4	2	4	l _	
(Sink)	0.4		10	5	4.7	3.3	2.8	4	9	 	1
IDN Min.	0.5		10		4.7	3.3	2.0	<u></u>	<u> </u>		1.
P-Channel	2.5	l	5	-2	-1.8	-1.3	-1.15	-1.6		<u> </u>	mA
(Source)	4.6		5	-0.5			-	-0.4		ļ <u> </u>	1
IDP Min.	9.5		10	-1.1	-1	-0.75	-0.65	-0.9	-1.8	_	
Input Leakage Current:* IIL, IIH Max.			15	±1 ±10 ⁻⁵ ±1						±1	μА

^{*} Any Input

OPERATING CONDITIONS AT T_A = 25°C (Unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	Min.	Max.	Units
Supply Voltage Range (over full temp, range)	-	3	12	٧
Clock Pulse Width	5 10	200 100	_	ns
Clock Input Frequency	5 10	_	1.5 3	MHz
Clock Input Rise and Fall Time	5 10		15 5	μs




Fig.2 – Minimum output n-channel drain characteristics.




Fig.3 — Typical output n-channel drain characteristics.





Fig.4 — Minimum output p-channel drain characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS AT TA = 25°C, CL = 50 pF, input tr, tf = 20 ns, RI = 200 kΩ

CHARACTER	ISTIC	CONDI- TIONS VDD	ALI	UNITS				
		(V)	Min.	Тур.	Max.			
Dalay Time:	ta ta	5		180	360	ns		
Propagation Delay Time;	PHE, PLH	10	-	90	180			
Transition Time:						Ī		
	tтнь			35	70	1		
			-	20	40]		
•		5		100	200	ns		
	^t TLH	10		50	100	1		
		5	1.5	3	_	T		
Maximum Clock Input Fr	10	3	6	-	MHz			
Average Input Capacitano (any input)	e, C _I	-		5		ρF		








Fig.6 - Typical output p-channel drain characteristics.




Fig.7 — Typical low-to-high propagation delay time vs. load capacitance.




Fig.8 — Typical high-to-low propagation delay time vs. load capacitance.




Fig.9 — Typical low-to-high transition time vs. load capacitance.




Fig. 10 - Typical high-to-low transition time vs. load capacitance.




Fig.11 - Typical max. clock frequency vs. supply voltage.




Fig. 12 — Typical power dissipation vs. input frequency.




Fig.13 — Typical power dissipation vs. clock input frequency.

TABLE I

S	MODE SELECT FIRST COUNTING SECTION					T COUN SECTIO		COUNTER RANGE DESIGN EXTENDED		
Ka	Кь	Kc	MODE Di- vides by:	Can be preset to a max of:	Jam [≜] inputs used:	MODE Di- vides by:	Can be preset to a max of:	Jam [▲] inputs used:	Max.	Max.
1	1	1	2	1	J1	8	7	J2,J3,J4	15,999	17,331
0	1	1	4	3	J1,J2	4	3	J3,J4	15,999	18,663
1	0	1	5#	4	J1,J2,J3	2	1	J4	9,999	13,329
0	0	1	8	7	J1,J2,J3	2	1	J4	15,999	21,327
1	1	0	10	9	J1,J2,J3,J4	1	0	-	9,999	16,659
×	0	0	MAS	TER PRE	SET	MAS	TER PR	ESET	-	-

X = Don't Care

J1 = Least significant bit.

J4 = Most significant bit.

#Operation in the ÷5 mode (1st counting section) requires going through the Master Preset mode prior to going into the ÷5 mode. At power turn-on, kc must be a logic "O" for a period of 3 input clock pulses after V_{DD} reaches a minimum of 3 volts. See Fig. 21 for a suggested external preset circuit.

HOW TO PRESET THE CD4059A TO DESIRED + N

The value N is determined as follows:

* MODE= First counting section divider (10, 8, 5, 4 or 2)

To calculate preset values for any N count, divide the N count by the Mode.

The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

Preset Value =
$$\frac{N}{\text{Mode}}$$
 (2)

Examples:

PROGRAM JAM INPUTS (BCD)


_	4		1	5				9				6			
												J13			
0	0	1	1	1	0	1	0	1	0	0	1	0	1	1	0
	т.				•			. 1 .							


To verify the results use equation 1:

 $N = 5 (1000 \times 1 + 100 \times 6 + 10 \times 9 + 1 \times 5) + 4$

N = 8479


MODE SELECT ≈ 8





N = 10 (1000 X 0 + 100 X 8 + 10 X 4 + 1 X 7) + 9 N = 8479

DIGITAL PHASE-LOCKED LOOP (PLL) FOR FM BAND SYNTHESIZER



1) Calculating Min & Max "N" Values :

Output Freq. Range (τ_0) = 98.8 to 118.6 MHz Channel Spacing Freq. (f_c) = 200 kHz

Division Factor (k) = 40

Reference Freq. (fr) =
$$\frac{f_c}{k} = \frac{200}{40}$$
 kHz = 5 kHz

$$\begin{aligned} f_{k} &= \frac{f_{0}}{40} &: & f_{k} \text{Max.} = \frac{118.6 \text{ MHz}}{40} = 2.965 \text{ MHz}; \\ f_{k} \text{Min} &= \frac{98.8 \text{ MHz}}{40} = 2.47 \text{ MHz} \\ &\therefore & N = \frac{f_{0}}{f_{C}} \end{aligned}$$

$$N_{\mbox{Max}} = \frac{118.6 \mbox{ MHz}}{200 \mbox{ kHz}} = 593$$
 $N_{\mbox{Min}} = \frac{98.8 \mbox{ MHz}}{200 \mbox{ kHz}} = 494$ $R = \frac{2.56 \mbox{ MHz}}{5 \mbox{ kHz}} = 512$

"CASCADING" VIA OTHER COUNTERS


Fig. 14 shows a BCD-switch compatible arrangement suitable for ÷ 8 and ÷ 5 modes, which can be adapted, with slight changes, to the other divide-by-modes. In order to be able to preset to any number from three to about 256,000, while preserving the BCDswitch compatible character of the jam inputs, a rather complex cascading scheme is required. Such a cascading scheme is necessary because the CD4059A can never be preset to a count less than 3 and logic is needed to detect the condition that one of the numbers to be preset in the CD4059A is rather small. In order to simplify the detection logic, only that condition is detected where the jam inputs to terminals 6, 7, and 9 would be low during one count. If such a condition is detected, and if at least 1 is expected to be jammed into the MSB counter, the detection logic removes one from the number to be iammed into the MSB counter (with a place value of 2000 times the divide-by-mode) and jams the same 2000 into the CD4059A by forcing terminals 6, 7, and 9 high.

The clock of the CD4013A may be driven directly from the output of the CD4059A, as shown by dashed option (1), or by the inverted output of the CD4059A, option (2). If option (2) is used the CD4029A cannot count cycles shorter than 3. If option (1) is used propagation delay problems may occur at high counting speeds.

The general circuit in Fig.14 can be simplified considerably if the range of the cascaded counters does not have to start at a very low value. Fig.15 shows an arrangement in the \div 4 mode, where the counting range extends in a BCD-switch compatible manner from 88,003 to 103,999. The arrangement shown in Fig.15 is easy to follow; once during each cycle, the less significant digits are jammed in (14,712 in this case) and then 11,000 (4 x 2750) is jammed in eight times in succession, by forcing jam inputs high or low, as required.


Numbers larger than the extended counter range can also be produced by cascading the CD4059A with some other counting device. Fig.16 shows such an arrangement where only one fixed divide-by number is desired which is close to three times the extended counter range as shown in the last column of Table I. The dual flip-flop wired to produce a ÷ 3 count, can be replaced by other counters such as the CD4029, CD4510, CD4516, CD4017, or the CD4022. In Fig.16 the ÷ N subsystem is preset once to a number smaller than the desired divide-by number. This smaller number represents the less significant digits of the divide-by number. The subsystem is then preset one or more times to a round number (e.g. 1000, 2000) and multiplied by the number of the divide-by mode (÷ 2 in the example of Fig.16). It is important that the second counting device has an output that is high or low, as the case may be, during only one of its counting states.

2) ÷ N Counter Configuration for UHF - 220 to 400 MHz Channel Spacing: 50 kHz or 25 kHz




3) ÷ N Counter Configuration to VHF - 116 MHz

Channel Spacing = 12.5 kHz




4) ÷ N Counter Configuration for VHF — 30 to 80 MHz Channel Spacing: 25 kHz



 $N_{Max} = \frac{80 \text{ MHz}}{25 \text{ kHz}} = 3,200$ $N_{Min} = \frac{30 \text{ MHz}}{25 \text{ kHz}} = 1200$

5) \div N Counter Configuration for AM - 995 to 2055 kHz Channel Spacing = 10 kHz



$$N_{Max} = \frac{2055 \text{ kHz}}{10 \text{ kHz}} = 205$$
 $N_{Min} = \frac{995 \text{ kHz}}{10 \text{ kHz}} = 99$




Fig.14 - BCD switch-compatible $\div N$ system of the most general kind.




Fig. 15 - Dividing by any number from 88,003 to 103,999.




Fig. 16 - Division by 47,690 in +2 mode.




Fig.17 – Quiescent device current test circuit.




Fig. 18 — Noise immunity test circuit.




Fig.19 — Power dissipation test circuit (all ÷ modes).






Fig.20 - Input leakage current test circuit.



For changing from any mode other than mode 5 (with power on), apply positive pulse to $C_{\rm in}$. This circuit automatically selects master preset mode ($K_b=0$, $K_c=0$) before going into the select conditions for mode 5 ($K_s=1$, $K_b=0$, K=1). The selection of C_1 and C_2 is criticat; C_1 is determined by the VDD voltage—the lower VDD's need larger C_1 's. C_2 must be 0.1 μF or larger.

Fig.21 - CD4059A mode 5 power on master preset circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Dimensions and pad layout for CD4059AH.