

8X350 2K-Bit TTL Bipolar RAM (256 × 8)

**Military
Bipolar Memory Products**

Product Specification

DESCRIPTION

The 8X350 bipolar RAM is designed principally as a working storage element in an 8X305 based system. Internal circuitry is provided for direct use in 8X305 applications. When used with the 8X305, the RAM address and data busses are tied together and connected to the IV bus of the system.

The data inputs and outputs share a common I/O bus with 3-State outputs.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
22-pin Ceramic DIP 400mil-wide	8X350/BWA


FEATURES

- On-chip address latches
- Schottky clamped
- One master enable input
- Directly interfaces with the 8X305 bipolar microprocessor with no external logic
- May be used on left or right bank
- Common I/O:
 - Inputs: PNP buffered
 - Outputs: 3-State


APPLICATIONS

- 8X305 working storage


PIN CONFIGURATION



BLOCK DIAGRAM



TYPICAL I/O STRUCTURE



2K-Bit TTL Bipolar RAM (256 × 8)**8X350****ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	+7	V_{DC}
V_I	Input voltage	+5.5	V_{DC}
V_O	Output voltage High	+5.5	V_{DC}
V_O	Output voltage Off-state	+5.5	V_{DC}
T_A	Operating temperature range	-55 to +125	°C
T_{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS -55°C ≤ T_A ≤ +125°C, 4.75V ≤ V_{CC} ≤ 5.25V²

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ	Max	
Input voltage						
V _{IL} V _{IH} V _{IK}	Low High Clamp ³	V _{CC} = 4.75V, I _I = -18mA	2.0		0.8 -1.2	V V V
Output voltage						
V _{OL} V _{OH}	Low ⁴ High ⁵	V _{CC} = 4.75V I _{OL} = 9.6mA I _{OH} = -2mA	2.4		0.5	V V
Input current						
I _{IL} I _{IH}	Low High	V _{CC} = 5.25V V _I = 0.45V V _I = 5.5V			-150 50	μA μA
Output current						
I _{OZ} I _{OS}	Hi-Z state Short circuit ^{3, 6, 13}	V _{CC} = 5.25V ME = High, V _O = 5.5V ME = High, V _O = 0.5V SC = WC, ME = Low V _{CC} = 5.25V, V _O = 0V, High stored	 -15		60 -100 -85	μA μA mA
Supply current ⁷						
I _{CC}		V _{CC} = 5.25V			200	mA
Capacitance ¹³						
C _{IN} C _{OUT}	Input Output	ME = High, V _{CC} = 5.0V V _I = 2.0V V _O = 2.0V		5 8	10 13	pF pF

2K-Bit TTL Bipolar RAM (256 × 8)**8X350****TRUTH TABLE**

MODE	ME	SC	WC	MCLK	BUSSED DATA/ ADDRESS LINES
Hold address Disable data out	1	X	X	X	Hi-Z data out
Input new address	0	1	0	1	Address Hi-Z
Hold address Disable data out	0	1	0	0	Hi-Z data out
Hold address Write data	0	0	1	1	Data in
Hold address Disable data out	0	0	1	0	Hi-Z data out
Hold address Read data	0	0	0	X	Data out
Undefined state ¹²	0	1	1	1	
Hold address ¹² Disable data out	0	1	1	0	Hi-Z data out

X = Don't care

AC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}^2$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ	Max	
t_{E1}	Output enable time	Data out	SC-			40	ns
t_{E2}	Output enable time	Data out	ME-			40	ns
t_{D1}	Output disable time	Data out	SC+			40	ns
t_{D2}	Output disable time	Data out	ME+			40	ns
t_W	Master clock pulse width ⁸			50			ns
t_{SA}	Setup time	MCLK-	Address	40			ns
t_{HA}	Hold time	Address	MCLK-	10			ns
t_{SD}	Setup time	MCLK-	Data in	45			ns
t_{HD}	Hold time	Data in	MCLK-	10			ns
t_{S3}	Setup time	MCLK-	ME-	50			ns
t_{H3}	Hold time	ME+	MCLK-	5			ns
t_{S1}	Setup time	MCLK-	ME-	40			ns
t_{H2}	Hold time	ME-	MCLK-	5			ns
t_{S2}	Setup time	ME-	SC-, WC-	5			ns
t_{H1}	Hold time	SC-	MCLK-	5			ns
t_{H4}	Hold time	WC-	MCLK-	5			ns




NOTES:

- All voltage values are with respect to network ground terminal.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.
- Test each pin one at a time.
- Measured with a logic Low stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with a logic High stored.
- Duration of the short circuit should not exceed 1 second.
- I_{CC} is measured with the Write enable and Memory enable inputs grounded, all other inputs $\geq 4.0\text{V}$ and the output open.
- Minimum required to guarantee a Write into the slowest bit.
- Applied to the 8X305 based system with the data and address pins tied to the IV Bus.
- SC + ME = 1 to avoid bus conflict.
- WC + ME = 1 to avoid bus conflict.
- The SC and WC outputs from the 8X305 are never at 1 simultaneously.
- Guaranteed, but not tested.

2K-Bit TTL Bipolar RAM (256 × 8)

8X350

TIMING DIAGRAM




MEMORY TIMING DEFINITIONS

t _{S1}	Required delay between beginning of Master Enable Low and falling edge of Master Clock.
t _{SA}	Required delay between beginning of valid address and falling edge of Master Clock.
t _{E1}	Delay between beginning of Select Command Low and beginning of valid data output on the IV Bus.
t _{E2}	Delay between when Master Enable becomes Low and beginning of valid data output on the IV Bus.
t _{HA}	Required delay between falling edge of Master Clock and end of valid Address.
t _{D1}	Delay between when Select Command becomes High and end of valid data output on the IV Bus.
t _{D2}	Delay between when Master Enable becomes High and end of valid data output on the IV Bus.
t _{H1}	Required delay between falling edge of Master Clock and when Select Command becomes Low.
t _{H2}	Required delay between falling edge of Master Clock and when Master Enable becomes Low.
t _{S2}	Required delay between when Select Command or Write Command becomes Low and when Master Enable becomes Low.
t _W	Minimum width of the Master Clock pulse.
t _{SD}	Required delay between beginning of valid data input on the IV Bus and falling edge of Master Clock.
t _{S3}	Required delay between when Master Enable becomes Low and falling edge of Master Clock.
t _{HD}	Required delay between beginning of valid data input on the IV Bus.
t _{H3}	Required delay between falling edge of Master Clock and when Master Enable becomes High.
t _{H4}	Required delay between falling edge of Master Clock and when Write Command becomes Low.


2K-Bit TTL Bipolar RAM (256 × 8)

8X350

TYPICAL 8X350 APPLICATION



TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS

