

## High-Speed A/D Converter

9-Bit, 30Msps

The TDC1049 is a flash (full-parallel) analog-to-digital converter capable of converting analog signals with full-power frequency components up to 15MHz into 9-bit words at rates up to 30Msps (Megasamples Per Second). A sample-and-hold circuit is not required. All digital inputs and outputs are differential ECL.

The TDC1049 consists of 512 latching comparators, encoding logic and an output register. A differential convert signal controls the conversion operation. The outputs can be connected to give either true or inverted binary or offset two's complement formats.

### Features

- 30Msps Conversion Rate, 15MHz Analog Bandwidth
- 9-Bit Resolution And Linearity


- Sample-And-Hold Circuit Not Required
- Differential Phase 0.5 Degrees
- Differential Gain 1.0%
- Overflow Flag
- Single -5.2V Power Supply
- Differential ECL Outputs
- Available In A 64 Pin DIP, 68 Contact LCC And 68 Pin Ceramic Pin Grid Array
- Available Per Standard Military Drawing



### Applications


- Video Data Conversion
- Radar Data Conversion
- High-Speed Data Acquisition

### Functional Block Diagram




H-147


## Pin Assignments



64 Pin DIP - J0 Package



64 Pin DIP - J3 Package




68 Contact LCC - C1 Package

## Pin Assignments

### 68 Pin Ceramic Pin Grid Array, G8 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name
A2	NC	B9	V <sub>EEA</sub>	F10	D <sub>8</sub>	K4	AGND
A3	V <sub>EEED</sub>	B10	NC	F11	D <sub>7</sub>	K5	V <sub>IN</sub>
A4	NC	B11	AGND	G1	D <sub>1</sub>	K6	V <sub>IN</sub>
A5	NC	C1	NC	G2	D <sub>1</sub>	K7	NC
A6	NC	C2	NC	G10	D <sub>9</sub>	K8	AGND
A7	NC	C10	D <sub>5</sub>	G11	D <sub>8</sub>	K9	V <sub>IN</sub>
A8	NC	C11	NC	H1	O <sub>VF</sub>	K10	R <sub>TS</sub>
A9	NC	D1	D <sub>4</sub>	H2	O <sub>VF</sub>	K11	CONV
A10	V <sub>EEED</sub>	D2	D <sub>4</sub>	H10	D <sub>GND</sub>	L2	NC
B1	NC	D10	D <sub>6</sub>	H11	D <sub>9</sub>	L3	NC
B2	AGND	D11	D <sub>5</sub>	J1	NC	L4	AGND
B3	V <sub>EEA</sub>	E1	D <sub>3</sub>	J2	D <sub>GND</sub>	L5	R <sub>M</sub>
B4	V <sub>EEA</sub>	E2	D <sub>3</sub>	J10	CONV	L6	NC
B5	V <sub>EEA</sub>	E10	D <sub>7</sub>	J11	D <sub>GND</sub>	L7	V <sub>IN</sub>
B6	V <sub>EEA</sub>	E11	D <sub>6</sub>	K1	R <sub>BS</sub>	L8	AGND
B7	V <sub>EEA</sub>	F1	D <sub>2</sub>	K2	R <sub>B</sub>	L9	R <sub>T</sub>
B8	NC	F2	D <sub>2</sub>	K3	V <sub>IN</sub>	L10	O <sub>V</sub> S



## Functional Description

### General Information

The TDC1049 has three functional sections: a comparator array, encoding logic and output register. The comparator array compares the input signal with 512 reference voltages to produce an N-of-512 code or "thermometer" code. The comparators referenced to voltages less than the input signal will be on and those referenced to voltages greater than the input signal will be off. The encoding logic converts the N-of-512 code into 9-bit binary data. The output register holds the output between updates.

### Power

For optimum performance, separate analog and digital power,  $V_{EEA}$  and  $V_{EED}$  should be supplied to the TDC1049. Separate analog and digital power supplies or a common supply with separate analog and digital paths and high-frequency decoupling can be used. The return path for the current drawn from  $V_{EEA}$  and  $V_{EED}$  is  $AGND$  and  $DGND$ , respectively. The returns  $AGND$  and  $DGND$  should also be kept separate and connected together at the power supply terminals. It is recommended that provisions be made on the printed circuit board for shorting jumpers between analog and digital ground as close to the A/D converter as possible. The installation of the jumpers depends upon the printed circuit board layout and overall system performance once the system is in operation. The voltage difference between  $V_{EEA}$  and  $V_{EED}$  must be less than  $\pm 0.1V$ . The same voltage difference limit applies to the difference between  $AGND$  and  $DGND$ . All power and ground inputs to the converter must be connected.

### Reference

The TDC1049 converts analog signals in the range  $V_{RB} < V_{IN} < V_{RT}$  into digital form.  $V_{RB}$  (the voltage applied to  $R_B$ ) at the bottom of the reference resistor chain, and  $V_{RT}$  (the voltage applied to  $R_T$ ) at the top of the reference resistor chain, should both be between  $+0.1V$  and  $-2.1V$ . Within that range,  $V_{RT}$  must be more positive than  $V_{RB}$ . The linearity specification is based upon a 2.0V difference between  $V_{RT}$  and  $V_{RB}$ . The nominal voltages are  $V_{RT} = 0.0V$  and  $V_{RB} = -2.0V$ . To avoid damage to the converter, the voltage across  $V_{RT}$  and  $V_{RB}$  must not exceed 2.2V. A decoupling capacitor is recommended between  $R_B$  and  $AGND$ . Noise introduced at this point, as well as the other reference inputs ( $R_T$ ,  $R_{TS}$ ,  $R_M$ ,  $R_{BS}$ ,  $OFS$ ), may result in encoding errors.

A midpoint tap,  $R_M$ , allows the converter to be adjusted for optimum integral linearity. It can also be used to achieve a nonlinear transfer function, but adjustment of  $R_M$  is not required to meet 9-bit linearity. If this node is driven by external circuitry, it should be driven from a low-impedance source; if not used, it must be left open.

Parasitic resistances,  $R_1$  and  $R_2$ , introduce offset errors at the top and bottom of the reference resistor chain. Sense points,  $R_{TS}$ ,  $R_{BS}$  and  $OFS$ , may be used to reduce the effect of these offset errors. Overflow Sense ( $OFS$ ) may be used to reduce the effect of the offset at the overflow (most positive) comparator whenever the Overflow ( $OVF$ ,  $\overline{OVF}$ ) flags are used. Sense points are not required for 9-bit linearity and, if not used, they must be left open.

### Convert

The TDC1049 requires a differential ECL clock ( $CONV$  and  $\overline{CONV}$ ) signal. The conversion occurs (the comparators are latched) within  $t_{STQ}$  (Sampling Time Offset) of the rising edge of  $CONV$ . The 512 to 9 encoding is performed on the falling edge of the  $CONV$  signal. The coded result is transferred to the output register on the next rising edge of  $CONV$ . Data for sample N is available at the output  $t_D$  (Output Delay Time) after the rising edge of sample N + 1.

### Analog Input

The TDC1049 uses latching comparators which are connected to the analog inputs  $V_{IN}$ . For optimal performance, the source impedance of the driver amplifier should be less than  $25\Omega$ . The input signal will not damage the TDC1049 if it remains within the range of  $V_{EEA}$  to  $+0.5V$ . If the input signal is between the  $V_{RT}$  and  $V_{RB}$ , the output will be a binary number between 0 and 511 inclusive. All five analog inputs must be connected.

### Outputs

The outputs of the TDC1049 are differential ECL. The recommended pull-down resistance is  $500\Omega$  to  $-2V$ , or a  $220/330\Omega$  termination between  $DGND$  and  $V_{EED}$ . The  $OVF$  signal indicates that the analog input has exceeded the threshold of the most positive comparator. Data is held valid at the output register for at least  $t_{HO}$  (Output Hold Time) after the rising edge of  $CONV$ . New data becomes valid  $t_D$  after the rising edge of  $CONV$ .

## No Connects

There are several pins labeled NC (No Connect). These pins are not connected internally and may be either left open or connected to analog ground to aid heat transfer from the package and to reduce electrical noise.

## Package Interconnections

Signal Name	Function	Value	J0 Package Pins	J3 Package Pins	C1 Package Pins	G8 Package Pins
VEEA	Analog Supply Voltage	-5.2V	46, 48, 51	14, 17, 19	14, 16, 18, 20, 21	B9, B7, B6, B5, B4
VEED	Digital Supply Voltage	-5.2V	43, 54	11, 22	13, 22	A3, A10
DGND	Digital Ground	0.0V	4, 7, 26, 27	38, 39, 58, 61	41, 65	J2, J11, H10
AGND	Analog Ground	0.0V	13, 14, 19, 20, 40, 57	8, 25, 45, 46, 51, 52	9, 27, 48, 49, 55, 57	B2, K4, L4, K8, L8, B11
RT	Reference Resistor, Top	0.0V	10	55	59	L9
RTS	Reference Resistor, Top Sense	0.0V	8	57	62	K10
RB	Reference Resistor, Bottom	-2.0V	24	41	44	K2
RBS	Reference Resistor, Bottom Sense	-2.0V	25	40	43	K1
RM	Reference Resistor, Midpoint	-1.0V	17	48	52	L5
OFS	Overflow Sense	0.0V	9	56	61	L10
CONV	Convert	ECL	5	60	64	J10
CONV	Convert, Complement	ECL	6	59	63	K11
V <sub>IN</sub>	Analog Signal Input	0V to -2V	12, 15, 16, 18, 22	43, 47, 49, 50, 53	46, 50, 53, 54, 58	K3, K5, K6, L7, K9
D <sub>1</sub> MSB	Most Significant Bit	ECL	30	35	38	G1
D <sub>1</sub> MSB	Most Significant Bit Complement	ECL	31	34	37	G2
D <sub>2</sub>		ECL	32	33	36	F1
D <sub>2</sub>		ECL	33	32	35	F2
D <sub>3</sub>		ECL	34	31	34	E1
D <sub>3</sub>		ECL	35	30	33	E2
D <sub>4</sub>		ECL	36	29	32	D1
D <sub>4</sub>		ECL	37	28	31	D2
D <sub>5</sub>		ECL	58	7	7	C10
D <sub>5</sub>		ECL	59	6	6	D11
D <sub>6</sub>		ECL	60	5	5	D10
D <sub>6</sub>		ECL	61	4	4	E11
D <sub>7</sub>		ECL	62	3	3	E10
D <sub>7</sub>		ECL	63	2	2	F11
D <sub>8</sub>		ECL	64	1	1	F10
D <sub>8</sub>		ECL	1	64	68	G11
D <sub>9</sub> LSB	Least Significant Bit	ECL	2	63	67	G10
D <sub>9</sub> LSB	Least Significant Bit Complement	ECL	3	62	66	H11
O <sub>VF</sub>	Overflow Output	ECL	28	37	40	H2
O <sub>VF</sub>	Overflow Output Complement	ECL	29	36	39	H1
NC	No Connect	Open	11, 21, 23, 38, 39, 41, 42, 44, 45, 47, 49, 50, 52, 53, 55, 56	9, 10, 12, 13, 15, 16, 18, 20, 21, 23, 24, 26, 27, 42, 44, 54	8, 10, 11, 12, 15, 17, 19, 23, 24, 25, 26, 28, 29, 30, 42, 45, 47, 51, 56, 60	B1, C2, C1, J1, L2, L3, L6, K7, C11, B10, A9, B8, A8, A7, A6, A5, B4, A4, A2


### Output Coding Table <sup>1</sup>

$V_{IN}$	OVF	D <sub>1</sub> MSB	D <sub>9</sub> LSB
+0.0039V	1		00000000
0.0000V	0		00000000
-0.0039V	0		00000001
⋮	⋮		⋮
-0.9980V	0		01111111
-1.0020V	0		10000000
-1.0059V	0		10000001
⋮	⋮		⋮
-1.9961V	0		11111110
-2.0000V	0		11111111



Note: 1. Voltages are code midpoints.

**A**

### Figure 1. Timing Diagram



### Figure 2. Simplified Analog Input Equivalent Circuits



$C_{IN}$  IS A NONLINEAR JUNCTION CAPACITANCE  
 $V_{RB}$  IS A VOLTAGE EQUAL TO THE VOLTAGE ON PIN  $R_B$

Figure 3. Digital Input Equivalent Circuit




Figure 4. Output Circuits





Figure 5. CONVert,  $\overline{\text{CON}}\text{Vert}$  Switching Levels



## Absolute maximum ratings (beyond which the device may be damaged) <sup>1</sup>

### Supply Voltages

$V_{EED}$ (measured to $D_{GND}$ )	+ 0.5 to - 7.0V
$V_{EEA}$ (measured to $A_{GND}$ )	+ 0.5 to - 7.0V
$A_{GND}$ (measured to $D_{GND}$ )	+ 1.0 to - 1.0V
$V_{EEA}$ (measured to $V_{EED}$ )	+ 0.5 to - 0.5V

### Input Voltages <sup>2</sup>

$CONV, \overline{CONV}$ (measured to $D_{GND}$ )	+ 0.5 to $V_{EE}$
$V_{IN}, V_{RT}, V_{RB}$ (measured to $A_{GND}$ )	+ 0.5 to $V_{EE}$
$V_{RT}$ (measured to $V_{RB}$ )	+ 2.5 to - 2.5V

### Output

Short-circuit duration (single output in HIGH state to ground)	Infinite
--	----------

### Temperature

Operating, case	- 60 to + 140°C
junction	+ 175°C
Lead, soldering (10 seconds)	+ 300°C
Storage	- 65 to + 150°C

- Notes:
1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
  2. Applied voltage must be current limited to specified range.

## Operating conditions

Parameter		Temperature Range						Units
		Standard			Extended			
		Min	Nom	Max	Min	Nom	Max	
$V_{EED}$	Digital Supply Voltage (measured to $D_{GND}$ )	- 4.9	- 5.2	- 5.5	- 4.9	- 5.2	- 5.5	V
$V_{EEA}$	Analog Supply Voltage (measured to $A_{GND}$ )	- 4.9	- 5.2	- 5.5	- 4.9	- 5.2	- 5.5	V
$V_{AGND}$	Analog Ground Voltage (measured to $D_{GND}$ )	- 0.1	0.0	+ 0.1	- 0.1	0.0	+ 0.1	V
$V_{EEA} - V_{EED}$	Supply Voltage Differential	- 0.1	0.0	+ 0.1	- 0.1	0.0	+ 0.1	V
$t_{PWL}$	$CONV$ Pulse Width, LOW	12			12			ns
$t_{PWH}$	$CONV$ Pulse Width, HIGH	15			15			ns
$V_{ICM}$	Input Voltage, Common Mode	- 0.5		- 2.5	- 0.5		- 2.5	V
$V_{IDF}$	Input Voltage, Differential	0.3		1.2	0.3		1.2	V
$V_{IN}$	Input Voltage Range	$V_{RB}$		$V_{RT}$	$V_{RB}$		$V_{RT}$	V
$V_{RT}$	Most Positive Reference Input <sup>1</sup>	- 0.1	0.0	0.1	- 0.1	0.0	+ 0.1	V
$V_{RB}$	Most Negative Reference Input <sup>1</sup>	- 1.9	- 2.0	- 2.1	- 1.9	- 2.0	- 2.1	V
$V_{RT} - V_{RB}$	Voltage Reference Differential	1.8	2.0	2.2	1.8	2.0	2.2	V
$T_A$	Ambient Temperature, Still Air	0		70				°C
$T_C$	Case Temperature				- 55		125	°C

Note: 1.  $V_{RT}$  Must be more positive than  $V_{RB}$ , and voltage reference differential must be within specified range.

## Electrical characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
I <sub>EE</sub> Supply Current	V <sub>EED</sub> , V <sub>EEA</sub> = Max					
	T <sub>A</sub> = 0°C to 70°C		-950			mA
	T <sub>A</sub> = 70°C		-750			mA
	T <sub>C</sub> = -55°C to 125°C				-1090	mA
	T <sub>C</sub> = 125°C				-750	mA
I <sub>REF</sub> Reference Current	V <sub>RT</sub> , V <sub>RB</sub> = Nom	10	36	10	36	mA
R <sub>REF</sub> Total Reference Resistance		56	200	56	200	Ohms
R <sub>IN</sub> Input Equivalent Resistance	V <sub>RT</sub> , V <sub>RB</sub> = Nom, V <sub>IN</sub> = V <sub>RB</sub>	16		16		kOhms
C <sub>IN</sub> Analog Input Capacitance	V <sub>RT</sub> , V <sub>RB</sub> = Nom, V <sub>IN</sub> = V <sub>RB</sub>		160		160	pF
I <sub>CB</sub> Input Constant Bias Current	V <sub>EEA</sub> = Max, V <sub>IN</sub> = 0V		500		750	μA
I <sub>I</sub> Input Current, CONV, CONV	V <sub>EED</sub> = Max, V <sub>I</sub> = -0.7V		150		180	μA
V <sub>OL</sub> Output Voltage, Logic LOW <sup>1</sup>	V <sub>EED</sub> = Nom		-1.6		-1.5	V
V <sub>OH</sub> Output Voltage, Logic HIGH <sup>1</sup>	V <sub>EED</sub> = Nom	-0.95		-1.1		V
C <sub>I</sub> Digital Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz		20		20	pF

Note: 1. Test Load = 500Ω to -2V on each output.

## Switching characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
F <sub>S</sub> Maximum Conversion Rate	V <sub>EED</sub> , V <sub>EEA</sub> = Min	30		30		Msps
t <sub>STO</sub> Sampling Time Offset	V <sub>EED</sub> , V <sub>EEA</sub> = Min	-2	6	-2	6	ns
t <sub>D</sub> Output Delay <sup>1</sup>	V <sub>EED</sub> , V <sub>EEA</sub> = Min		27		27	ns
t <sub>HO</sub> Output Hold Time <sup>1</sup>	V <sub>EED</sub> , V <sub>EEA</sub> = Min	3		3		ns

Note: 1. Test Load = 500Ω to -2V on each output, C<sub>LOAD</sub> = 20pF.


## System performance characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
E <sub>LI</sub> Linearity Error Integral, Independent	V <sub>RT</sub> , V <sub>RB</sub> = Nom		0.15		0.20	%
	V <sub>RT</sub> , V <sub>RB</sub> = Nom, V <sub>RM</sub> Adjusted		0.10		0.10	%
E <sub>LD</sub> Linearity Error Differential	V <sub>RT</sub> , V <sub>RB</sub> = Nom		0.1		0.1	%
Q Code Size	V <sub>RT</sub> , V <sub>RB</sub> = Nom	15	185	15	185	% Nominal
E <sub>OTS</sub> Offset Error, Top	V <sub>IN</sub> = V <sub>RT</sub> , R <sub>TS</sub> Connected		± 4		± 4	mV
E <sub>OT</sub> Offset Error, Top	V <sub>IN</sub> = V <sub>RT</sub>		30		30	mV
E <sub>OBS</sub> Offset Error, Bottom	V <sub>IN</sub> = V <sub>RB</sub> , R <sub>BS</sub> Connected		± 4		± 4	mV
E <sub>OB</sub> Offset Error, Bottom	V <sub>IN</sub> = V <sub>RB</sub>		-30		-30	mV
T <sub>CO</sub> Offset Error, Temperature Coefficient			20		20	μV/°C
t <sub>TR</sub> Transient Response, Full-Scale			20		20	ns
BW Bandwidth, Full Power Input	± 0.9dB Frequency Response	15		15		MHz
SNR Signal-to-Noise Ratio	30Msps Conversion Rate, 10MHz Bandwidth					
	Peak Signal/RMS Noise	1.25MHz Input	57	57		dB
		5.0MHz Input	53	53		dB
	RMS Signal/RMS Noise	1.25MHz Input	48	48		dB
		5.0MHz Input	44	44		dB
E <sub>AP</sub> Aperture Error			50		50	ps
DP Differential Phase Error	F <sub>S</sub> = 4 x NTSC		0.5		0.5	Degree
DG Differential Gain Error	F <sub>S</sub> = 4 x NTSC		1.5		1.5	%




## Typical Performance Curves

### A. Power Supply Current vs. Temperature



### B. SNR vs. Analog Input Frequency



## Evaluation Board

The TDC1049E1C1 is a Eurocard-style printed circuit board designed to optimize the performance of, and to aid in the evaluation of, the TDC1049 A/D converter. The board dimensions are 100mm x 160mm with a standard 64 pin double-row DIN male connector installed. A complementary 64 pin double-row DIN female connector is included with the board. The circuitry on the board includes reference voltage generator, wideband video input amplifier, AC-coupled differential clock generators for the A/D converter and output register, and a TDC1112 12-bit D/A converter which may be used in evaluating certain parameters of the TDC1049.

The board employs only two conducting sides. Most of the circuit interconnections are on the bottom of the board while the top is mostly solid ground plane. SMA connectors are installed on the board to facilitate analog I/O and clocks. The board is calibrated and tested at the factory and is supplied complete with TDC1049 and TDC1112 installed.

The TDC1049E1C1 is based upon the TDC1049G8C integrated circuit packaged in a 68 pin ceramic pin grid array style package. It supersedes the TDC1049E1C which is based upon the TDC1049J0C 64 pin DIP package.

## Power and Ground

Four power supply voltages are required for the operation of the TDC1049E1C:  $V_{CC} = +5V$ ,  $V_{EE} = -5.2V$ ,  $V_+ = +15V$  and  $V_- = -15V$ . All power inputs are decoupled to a single solid ground plane, GND. All GND pins of the board are connected to the ground plane and it is recommended that all GND pins be used.

## Voltage Reference Generator

The TDC1049E1C1 has two voltage reference generator circuits for driving the RT and RB terminal of the TDC1049. The RT generator, U5D-Q1, drive the RT terminal to 0.0V. A variable  $-2V$  is supplied to RB from U5C and Q2. The GAIN potentiometer provides  $\pm 10\%$

adjustment range on the RB voltage. Diodes D3 through D10 act as clamps which protect the TDC1049 from power-on conditions that might violate absolute maximum ratings and damage the TDC1049.

## Video Input Amplifier

The input amplifier of the TDC1049E1C, U4, has been designed to accept a  $\pm 0.5V$  input range and translate that signal to the 0V to  $-2V$  range of the TDC1049. The output of this amplifier can be monitored at the AOUT SMA connector which is connected to the  $V_{IN}$  terminals of the TDC1049 through a  $470\Omega$  resistor. The OFFSET potentiometer, R27, gives a  $\pm 0.5V$  offset adjustment range to the board.

## A/D Converter Inputs

The clock to the TDC1049, CONV, is normally brought onto the board through the SMA connector labeled "CONV." By installing jumper J1, this signal is routed through the edge connector pin B2. A terminating resistor, R41 is installed on the board for terminating a  $50\Omega$  clock signal cable. The clock generator accept virtually any waveform and provides differential ECL signals to the TDC1049. The duty-cycle of the TDC1049 clock may be adjusted by installing the  $2\text{ k}\Omega$  "PW" potentiometer, R42.

The analog signal input to the TDC1049E1C1 is brought onto the board by way of the SMA connector labeled "A<sub>IN</sub>." A terminating resistor, R17, is included on the board for terminating a  $50\Omega$  analog input signal cable.

## A/D Converter Data Outputs and D/A Converter Data Inputs

The nine data outputs of the TDC1049 (after registers U2 and U3) are brought to edge connector pins B3 through B11. These pins are located directly across the edge connector from the corresponding data inputs of the TDC1112 D/A converter to simplify connection of A/D outputs to D/A inputs.

## D/A Converter Inputs

The clock to the TDC1112, CLK, is normally brought onto the board through an SMA connector labeled "CLK" near pin 16 of the TDC1112. The clock input to the TDC1112 is also brought to the edge connector pin B24. Resistors, R7 and R8, provide a Thevenin equivalent 130Ω termination for the CONV signal. R5 and R6 bias the CONV input to the TDC1112 near the ECL threshold level.

D/A converter outputs are brought to SMA connectors labeled OUT+ and OUT- as well as edge connector


pins B27 and B26. Load resistors of 51.1Ω are provided on the board to facilitate 50Ω cable connection to the board.

Potentiometer R11 is used to adjust the reference voltage to the TDC1112. This voltage is adjusted to -1.0V as part of the factory test and calibration procedure.


Placing a jumper in the location labeled "FT" will put the TDC1112 into feedthrough (unlocked) mode. This eliminates the requirement for a D/A clock signal, but will degrade the fidelity of the TDC1112 reconstruction.




## TDC1049E1C Silkscreen Layout



TDC1049E1C Component Side Layout



TDC1049E1C Circuit Side Layout



## TDC1049E1C Eurocard Edge Connector Pinout


GND	A32	B32	V <sub>CC</sub> (+5V)
GND	A31	B31	NC
GND	A30	B30	V <sub>-</sub> (-15V)
GND	A29	B29	NC
GND	A28	B28	V <sub>+</sub> (+15V)
GND	A27	B27	D/A OUT <sub>-</sub>
GND	A26	B26	D/A OUT <sub>+</sub>
GND	A25	B25	NC
GND	A24	B24	D/A CONV
GND	A23	B23	D/A CONV
GND	A22	B22	NC
GND	A21	B21	GND
GND	A20	B20	NC
GND	A19	B19	V <sub>EE</sub> (-5.2V)
GND	A18	B18	NC
GND	A17	B17	GND
GND	A16	B16	NC
GND	A15	B15	NC
GND	A14	B14	V <sub>EE</sub> (-5.2V)
GND	A13	B13	NC
GND	A12	B12	NC
D/A D <sub>1</sub> MSB	A11	B11	A/D D <sub>1</sub> MSB
NCD/A D <sub>2</sub>	A10	B10	A/D D <sub>2</sub>
D/A D <sub>3</sub>	A9	B9	A/D D <sub>3</sub>
D/A D <sub>4</sub>	A8	B8	A/D D <sub>4</sub>
D/A D <sub>5</sub>	A7	B7	A/D D <sub>5</sub>
D/A D <sub>6</sub>	A6	B6	A/D D <sub>6</sub>
D/A D <sub>7</sub>	A5	B5	A/D D <sub>7</sub>
D/A D <sub>8</sub>	A4	B4	A/D D <sub>8</sub>
D/A D <sub>9</sub> LSB	A3	B3	A/D D <sub>9</sub> LSB
A/D CONV	A2	B2	A/D CONV
GND	A1	B1	GND




## Mating Connectors for TDC1049E1C

AMP	532507-2	Wire-wrap
AMP	532507-1	Solder tail
Robinson-Nugent	RNE-64BS-W-TG30	Wire-wrap
Robinson-Nugent	RNE-64BS-S-TG30	Solder tail
Souriau	8609-264-6115-7550E1	Wire-wrap
Souriau	8609-264-6114-7550E1	Solder tail
Souriau	8609-264-6813-7550E1	Solder tail, right-angle bend

Figure 6. TDC1049E1C A/D Converter Schematic Diagram





**A**

## Standard Military Drawing

These devices are also available as products manufactured, tested, and screened in compliance with Standard Military Drawings (SMDs). The nearest vendor equivalent product is shown below; however, the applicable SMD is the sole controlling document defining the SMD product.

Standard Military Drawing	Nearest Equivalent TRW Product No.	Package
5962-88532-01XC	TDC1049J0V	64 Pin Ceramic DIP
5962-88532-01YC	TDC1049J3V	64 Pin Ceramic DIP
5962-88532-01ZA	TDC1049C1V	68 Contact Chip Carrier

## Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1049J0C	STD-T <sub>A</sub> = 0°C to 70°C	Commercial	64 Pin Ceramic DIP	1049J0C
TDC1049J0V	EXT-T <sub>C</sub> = -55°C to 125°C	MIL-STD-883	64 Pin Ceramic DIP	1049J0V
5962-88532 01XC	EXT-T <sub>C</sub> = -55°C to 125°C	Per Standard Military Drawing	64 Pin Ceramic DIP	5962-88532 01XC
TDC1049C1C	STD-T <sub>A</sub> = 0°C to 70°C	Commercial	68 Contact Ceramic LCC	1049C1C
TDC1049C1V	EXT-T <sub>C</sub> = -55°C to 125°C	MIL-STD-883	68 Contact Ceramic LCC	1049C1V
5962-88532 01ZA	EXT-T <sub>C</sub> = -55°C to 125°C	Per Standard Military Drawing	68 Contact Ceramic LCC	5962-88532 01ZA
TDC1049G8C	STD-T <sub>A</sub> = 0°C to 70°C	Commercial	68 Pin Ceramic PGA	1049G8C
TDC1049G8V	EXT-T <sub>C</sub> = -55°C to 125°C	MIL-STD-883	68 Pin Ceramic PGA	1049G8V
TDC1049E1C	STD-T <sub>A</sub> = 0°C to 70°C	--	Eurocard PC Board	TDC1049E1C

All parameters in this specification are guaranteed by design, characterization, sample testing or 100% testing, as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

**Life Support Policy** – TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.