


HD74HC678 • 16-bit Address Comparator

The HD74HC678 address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 16 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A₁ through A₇ must be low and that inputs A₈ through A₁₆ must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low. The HD74HC678 features a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logic state of Y is latched.

■ PIN ARRANGEMENT




(Top View)

■ FEATURES

- High Speed Operation
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: $I_{CC}(\text{static})=4\mu A$ max. ($T_a=25^\circ C$)

■ LOGIC DIAGRAM



FUNCTION TABLE

C	Inputs																Output					
	P ₃	P ₂	P ₁	P ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄	A ₁₅	A ₁₆	Y	
H	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	L	H	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	L	H	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	H	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	H	H	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	L
H	H	L	L	H	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	L
H	H	L	H	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	L
H	H	L	H	H	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	L
H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	L
H	H	H	L	H	L	L	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H	L
H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	H	H	H	L
H	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H
H	All other combinations																				H	
L	Any combination																				Latched	

DC CHARACTERISTICS

Item	Symbol	Test Conditions				T _a = 25°C			T _a = -40 ~ +85°C		Unit	
		V _{CC} (V)				min	typ	max	min	max		
Input Voltage	V _{IH}	2.0				1.5	-	-	1.5	-	V	
		4.5				3.15	-	-	3.15	-		
		6.0				4.2	-	-	4.2	-		
	V _{IL}	2.0				-	-	0.5	-	0.5	V	
		4.5				-	-	1.35	-	1.35		
		6.0				-	-	1.8	-	1.8		
Output Voltage	V _{OH}	2.0	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA		1.9	2.0	-	1.9	-	V	
		4.5				4.4	4.5	-	4.4	-		
		6.0				5.9	6.0	-	5.9	-		
	V _{OH}	4.5	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -4mA		4.18	-	-	4.13	-		
		6.0		I _{OH} = -5.2mA		5.68	-	-	5.63	-		
	V _{OL}	2.0	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20µA		-	0.0	0.1	-	0.1	V	
		4.5				-	0.0	0.1	-	0.1		
		6.0				-	0.0	0.1	-	0.1		
		4.5			I _{OL} = 4mA		-	-	0.26	-		0.33
		6.0			I _{OL} = 5.2mA		-	-	0.26	-		0.33
Input Current	I _{IN}	6.0	V _{IN} = V _{CC} or GND				-	-	±0.1	-	±1.0	µA
Quiescent Supply Current	I _{CC}	6.0	V _{IN} = V _{CC} or GND, I _{IN} = 0µA				-	-	4.0	-	40	µA

■ AC CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

Item	Symbol	$V_{CC}(V)$	Test Conditions	$T_a=25^\circ\text{C}$			$T_2=-40\sim+85^\circ\text{C}$		Unit	
				min.	typ.	max.	min.	max.		
Propagation Delay Time	t_{PLH} t_{PHL}	2.0	P to Y	—	—	330	—	410	ns	
		4.5		—	30	66	—	82		
		6.0		—	—	56	—	70		
	t_{PLH} t_{PHL}	2.0	A to Y	—	—	210	—	265	ns	
		4.5		—	21	42	—	53		
		6.0		—	—	36	—	45		
	t_{PLH} t_{PHL}	2.0	C to Y	—	—	150	—	190	ns	
		4.5		—	13	30	—	38		
		6.0		—	—	26	—	33		
	Set up time	t_{su}	2.0	A to C	100	—	—	125	—	ns
			4.5		20	12	—	25	—	
			6.0		17	—	—	21	—	
Output Rise/Fall Time	t_{TLH} t_{THL}	2.0		—	—	75	—	95	ns	
		4.5		—	—	15	—	19		
		6.0		—	—	13	—	16		
Input Capacitance	C_{in}	—		—	5	10	—	10	pF	