



## ML511, ML511R-Series

### 4, 6, 7, or 8-Channel Ferrite Read/Write Circuits

#### GENERAL DESCRIPTION


The ML511 is a bipolar monolithic read/write circuit designed for use with center-tapped ferrite recording heads. The ML511 and ML511R are performance upgrades from the ML501 and ML501R. The R designation in the part number indicates that this part has internal head damping resistors.

The ML511 provides up to eight multiplexed read/write data channels. These circuits exhibit features not found in similar read/write circuits such as improved write current stability and the elimination of write current "glitches" during power-up. The ML511 also provides a low noise read data path, and data protection circuitry for all of the channels.

#### FEATURES

- Enhanced write current stability
- ML511, ML511R is replacement for SSI 32R511/511R and is designed for center-tapped ferrite heads
- Single or multi-platter Winchester drives
- Easily multiplexed for larger systems
- Power supply fault protection
- $1.5 \text{ nV} / \sqrt{\text{Hz}}$  maximum input noise voltage
- TTL compatible control signals
- Programmable write current source
- Includes write unsafe detection
- Available in a selection of packages
- +5V, +12V power supplies

#### BLOCK DIAGRAM




# ML511, ML511R

## PIN CONNECTIONS

**ML511-6 OR ML511R-6**

**6 Channels**

28-PIN DIP AND SOIC




TOP VIEW

**ML511-8 OR ML511R-8**

**8 Channels**

32-PIN SOIC




TOP VIEW

**ML511-8 OR ML511R-8**

**8 Channels**

40-PIN DIP




TOP VIEW

**ML511-8 OR ML511R-8**

**8 Channels**

44-PIN PCC




TOP VIEW

**ML511-6 OR ML511R-6**

**6 Channels**

28-PIN DCC




TOP VIEW

**ML511R-7CS**

**28-Lead SOIC**

28-PIN SOIC




TOP VIEW

**ML511R-7CQ**

**28-Lead PCC**

28-PIN PCC




TOP VIEW

**ML511-4 OR ML511R-4**

**4 Channels**

24-PIN SOIC



## PIN DESCRIPTION

### NAME

### FUNCTION

**HS0-HS2**

Head Select (eight heads)

**CS**

Chip Select (low level enables chip)

**R/W**

Read/Write (high level selects Read mode)

**WUS**

Write Unsafe, open collector output (high level indicates an unsafe writing condition)

**WDI**

Write Data In (negative transition toggles head current direction)

**H0X-H7X**

X head connections

**H0Y-H7Y**

Y head connections

### NAME

### FUNCTION

**RDX, RDY**

X, Y Read Data (differential read signal out)

**WC**

Write Current (used to set the write current magnitude)

**VCT**

Voltage Center Tap (center tap voltage source)

**VCC**

+5 volts

**VDD1**

+12 volts

**VDD2**

Positive supply for center tap

**GND**

Ground

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

## Power Supply Voltage Range

$V_{DD1}$	-0.3 to 14 V <sub>DC</sub>
$V_{DD2}$	-0.3 to 14 V <sub>DC</sub>
$V_{CC}$	-0.3 to 6 V <sub>DC</sub>

## Input Voltage Range

Digital Inputs (CS, R/W, HS, WDI)	-0.3 to $V_{CC} + 0.3$ V <sub>DC</sub>
Head Ports (H0X-H7X, H0Y-H7Y)	-0.3 to $V_{DD1} + 0.3$ V <sub>DC</sub>
Write Unsafe (WUS)	-0.3 to 14 V <sub>DC</sub>

Write Current ( $I_W$ )	60 mA
-------------------------	-------

## Output Current

Read Data (RDX, RDY)	-10 mA
Center Tap Current ( $I_{CT}$ )	-60 mA
Write Unsafe (WUS)	12 mA

Storage Temperature	-65°C to 150°C
Junction Temperature (T <sub>j</sub> )	135°C
Lead Temperature (Soldering 10 sec.)	300°C

## OPERATING CONDITIONS

## Supply Voltage

$V_{DD1}$	12 V ± 10%
$V_{CC}$	5 V ± 10%

## Head Inductance

$L_H$ , ML511 or ML511R	5 to 15 $\mu$ H
Damping Resistor ( $R_D$ , ML511 only)	500 to 2000 $\Omega$
RCT Resistor (1/4 Watt)	120 $\Omega$ ± 5%
Write Current ( $I_W$ )	10 to 40 mA

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified  $V_{DD1} = V_{DD2} = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $R_{CT} = 120 \Omega \pm 5\%$ ,  $I_W = 40 \text{ mA}$ ,  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$   
(Notes 2 and 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC OPERATING CHARACTERISTICS</b>						
<b>POWER SUPPLY</b>						
$I_{CC}$	$V_{CC}$ Supply Current	Read or Idle Mode			35	mA
		Write Mode			30	mA
$I_{DD}$	$V_{DD}$ Supply Current	Read Mode			35	mA
		Write Mode			$20 + I_W$	mA
		Idle Mode			20	mA
$P_D$	Power Dissipation	Read Mode			655	mW
		Write Mode $I_W = 40 \text{ mA}$ , $R_{CT} = 0 \Omega$			960	mW
		Idle Mode			455	mW
<b>DIGITAL INPUTS (CS, R/W, HS, WDI)</b>						
$V_{IH}$	High Voltage		2			$V_{DC}$
$V_{IL}$	Low Voltage				0.8	$V_{DC}$
$I_{IH}$	High Current	$V_{IH} = 2.0 \text{ V}$			100	$\mu\text{A}$
$I_{IL}$	Low Current	$V_{IL} = 0.8 \text{ V}$	-0.4			mA
<b>WUS OUTPUT</b>						
$V_{OL}$	Output Low Voltage	$I_{OL} = 8 \text{ mA}$ (Safe)			0.5	$V_{DC}$
$I_{OH}$	Output High Current	$V_{OH} = 5 \text{ V}$ (Unsafe)			100	$\mu\text{A}$
<b>CENTER TAP VOLTAGES</b>						
$V_{CT}$	Read Mode	Read Mode		4		$V_{DC}$
$V_{CT}$	Write Mode	Write Mode		6		$V_{DC}$

**ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $V_{DD1} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $R_{CT} = 120\Omega \pm 5\%$ ,  $I_W = 35mA$ ,  $L_H = 10\mu H$ ,  $R_D = 750\Omega$  (ML511),  $f_{DATA} = 5MHz$ ,  $C_L (RDX, RDY) \leq 20pF$ ,  $0^\circ C \leq T_A \leq 70^\circ C$  (Notes 2 and 3) ( $V_{IN}$  is referenced to  $V_{CT}$  for Read Mode Characteristics).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>WRITE MODE CHARACTERISTICS</b>						
$I_{HCW}$	Head Current (per side)	Write Mode $0 \leq V_{CC} \leq 3.7V$ $0 \leq V_{DD1} \leq 8.7V$	-200		200	$\mu A$
$I_{WR}$	Write Current Range	$I_W = K/R_{WC}$	10		40	$mA$
$K$	Write Current Constant		2.375		2.625	
$V_{HD}$	Differential Head Voltage Swing		7.0			$V_{PK}$
$I_{HU}$	Unselected Head Transient Current				2	$mA_{PK}$
$C_{OD}$	Differential Output Capacitance				15	$pF$
$R_{OD}$	Differential Output Resistance	ML511	10k			$\Omega$
		$T_J = 25^\circ C$ , ML511R	600		960	$\Omega$
$f_{WDI}$	WDI Transition Frequency	WUS = Low	250			$kHz$
$A_I$	$I_{WC}$ to Head Current Gain			0.99		$mA/mA$
$I_L$	Unselected Head Leakage	Sum of X & Y Side Leakage Current			85	$\mu A$
<b>READ MODE CHARACTERISTICS</b>						
$A_V$	Differential Voltage Gain	$V_{IN} = 1mV_{P,P} @ 300kHz$ , $R_L (RDX, RDY) = 1k\Omega$	85		115	$V/V$
$DR$	Dynamic Range	DC Input Voltage ( $V_I$ ) Where Gain Falls 10%, $V_{IN} = V_I + 0.5mV_{P,P} @ 300kHz$	-3		+3	$mV$
$BW$	Bandwidth (-3dB)	$ Z_S  < 5\Omega$ , $V_{IN} = 1mV_{P,P}$	30			$MHz$
$e_{IN}$	Input Noise Voltage	$BW = 15MHz$ , $L_H = 0$ , $R_H = 0$			1.5	$nV/\sqrt{Hz}$
$C_{IN}$	Differential Input Capacitance	$f = 5MHz$			20	$pF$
$R_{IN}$	Differential Input Resistance	$f = 5MHz$ , $T_J = 25^\circ C$ , ML511	2k			$\Omega$
		$V_{IN} = 6mV_{P,P}$ , ML511R	460		860	$\Omega$
$I_{HCR}$	Head Current (per side)	Read or Idle Mode $0 \leq V_{CC} \leq 5.5V$ $0 \leq V_{DD1} \leq 13.2V$	-200		200	$\mu A$
$I_{IN}$	Input Bias Current (1 side)				45	$\mu A$
$CMRR$	Common-Mode Rejection Ratio	$V_{CM} = V_{CT} + 100mV_{P,P} @ f = 5MHz$	50			$dB$
$PSRR$	Power Supply Rejection Ratio	$100mV_{P,P} @ 5MHz$ on $V_{DD1}$ , $V_{DD2}$ , or $V_{CC}$	45			$dB$
$CS$	Channel Separation	Unselected Channels: $V_{IN} = 100mV_{P,P} @ 5MHz$ and Selected Channel: $V_{IN} = 0mV_{P,P}$	45			$dB$
$V_{OS}$	Output Offset Voltage	Read Mode	-460		+460	$mV$
		Write or Idle Mode	-20		+20	$mV$
$V_{OCM}$	Common-Mode Output Voltage	Read Mode	4.5		6.5	$V$
		Write or Idle Mode		5.3		$V$
$R_{OUT}$	Single-Ended Output Resistance	$f = 5MHz$			30	$\Omega$
$I_L$	Leakage Current, RDX, RDY	(RDX, RDY) = 6V Write or Idle Mode	-100		100	$\mu A$
$I_O$	Output Current	AC Coupled Load, RDX to RDY	$\pm 2.1$			$mA$

**ELECTRICAL CHARACTERISTICS (Continued)**


Unless otherwise specified  $V_{DD1} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $R_{CT} = 120\Omega \pm 5\%$ ,  $I_W = 35mA$ ,  $L_H = 10\mu H$ ,  $R_B = 750\Omega$  (ML511),  $f_{DATA} = 5MHz$ ,  $0^\circ C \leq T_A \leq 70^\circ C$  (Notes 2 and 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SWITCHING CHARACTERISTICS</b>						
$t_{RW}$	R/W to Write Switching Delay	To 90% of Write Current Output			1	μs
$t_{WR}$	R/W to Read Switching Delay	To 90% of 100mV, 10MHz Read Signal Envelope or to 90% Decay of Write Current			1	μs
$t_{tW}$ or $t_{tR}$	CS to Select Switching Delay	To 90% of Write Current or to 90% of 100mV, 10MHz Read Signal Envelope			1	μs
$t_{tWI}$ or $t_{tRI}$	CS to Unselect Switching Delay	To 90% Decay of 100mV, 10MHz Read Signal Envelope or to 90% Decay of Write Current			1	μs
$t_{HS}$	Head Select Switching Delay	To 90% of 100mV, 10MHz Read Signal Envelope			1	μs
$tD1$	Safe to Unsafe Write Unsafe Delay	$I_W = 35mA$	1.6		8	us
$tD2$	Unsafe to Safe Write Unsafe Delay	$I_W = 35mA$			1	us
$tD3$	Prop. Delay Head Current	$L_H = 0$ , $R_H = 0$ From 50% points			25	ns
	Asymmetry Head Current	WDI has 50% Duty Cycle and 1nS Rise/Fall Time			2	ns
	Rise/Fall Head Current	10% and 90% Points			20	ns

**Note 1:** Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

**Note 2:** Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

**Note 3:** Maximum junction temperature ( $T_J$ ) should not exceed 135°C.

**TIMING DIAGRAM**

Write Mode Timing Diagram

## FUNCTIONAL DESCRIPTION

### CIRCUIT OPERATION

For any selected head, the ML511 functions as a read amplifier when in the Read mode, or as a write current switch when in the Write mode. Pins HS0, HS1 and HS2 determine head selection while pin R/W controls the Read/Write mode. A detected "write-unsafe" condition is indicated by pin WUS.

### READ MODE

When the ML511 is in the Read Mode, it operates as a low-noise differential amplifier on the selected channel. In Read mode the write data flip-flop is set and both the write unsafe detector and the write current source are deactivated. The center tap voltage is also lowered. Pins RDX and RDY provide differential emitter follower outputs which are in phase with the X and Y head input pins.

Note that during the Read or Chip Deselect mode the internal write current is deactivated, thus making external write current gating unnecessary.

### WRITE MODE

The ML511 operates as a write-current switch when in the Write mode. Write current magnitude is determined by the following relationship:

$$I_w = K/R_{WC}$$

Where:  $K$  = Write Current Constant

$R_{WC}$  = Resistance connected between pin WC and GND.

The head current is toggled between the X and Y side of the selected head by a negative transition on WDI (Write Data Input). When switching the ML511 to write mode, the WDFF (Write Data Flip-Flop) is initialized to pass write current through the X-side of the head.

The ML511, ML511R exhibit enhanced write current stability, compared to similar read/write circuits, which reduces the problem of oscillation. This is a result of increased internal write current compensation. Also, write current "glitches" during power-up, common in similar read/write circuits, are eliminated with an exclusive write current disabling function.

The WUS (Write Unsafe) pin is an open collector output that gives a logic high level for any of the following unsafe write conditions:

- Open head
- Open head center-tap
- Too low WDI frequency
- Read mode selected
- Device not selected
- No write current

Two negative transitions on WDI are required to clear WUS after the fault condition is removed.

The ML511 also offers a voltage fault detection circuit that prevents write current during power-loss or power-up.

Table 1.

Head Select

HS2	HS1	HS0	HEAD
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

Table 2.

Mode Select


CS	R/W	MODE
0	0	Write
0	1	Read
1	X	Idle

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

## TYPICAL APPLICATION



# ML511, ML511R

## ORDERING INFORMATION

PART NUMBER	NUMBER OF CHANNELS	PACKAGE
ML511CS-4	4	24- Pin SOIC (S24)
ML511R CS-4	4	24- Pin SOIC (S24)
ML511CP-6	6	28- Pin Narrow DIP (P28)
ML511R CP-6	6	28- Pin Narrow DIP (P28)
ML511CQ-6	6	28- Pin PLCC (Q28)
ML511R CQ-6	6	28- Pin PLCC (Q28)
ML511CS-6	6	28- Pin SOIC (S28)
ML511R CS-6	6	28- Pin SOIC (S28)
ML511R CQ-7	7	28- Pin PLCC (Q28)
ML511R CS-7	7	28- Pin SOIC (S28)
ML511CP-8	8	40- Pin DIP (P40)
ML511R CP-8	8	40- Pin DIP (P40)
ML511CQ-8	8	44- Pin PLCC (Q44)
ML511R CQ-8	8	44- Pin PLCC (Q44)
ML511CS-8	8	32- Pin SOIC (S32)
ML511R CS-8	8	32- Pin SOIC (S32)

## THERMAL CHARACTERISTICS

PIN COUNT	PACKAGE	$\theta_{JA}$
24-Pin	SOIC	75°C/W
28-Pin	PDIP	55°C/W
28-Pin	PLCC	65°C/W
28-Pin	SOIC	70°C/W
32-Pin	SOIC	60°C/W
44-Pin	PLCC	60°C/W
40-Pin	PDIP	45°C/W