



## 8212 8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25mA Max.
- Three State Outputs
- Outputs Sink 15mA
- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.





Figure 1. Logic Diagram



D <sub>1</sub> -D <sub>8</sub>	DATA IN
DO <sub>1</sub> -DO <sub>8</sub>	DATA OUT
DS <sub>1</sub> , DS <sub>2</sub>	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

Figure 2. Pin Configuration

## FUNCTIONAL DESCRIPTION

### Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The latched data is cleared by an asynchronous reset input ( $\overline{\text{CLR}}$ ). (Note: Clock (C) Overrides Reset ( $\overline{\text{CLR}}$ ).)

### Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

The high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

### Control Logic

The 8212 has control inputs  $\overline{\text{DS1}}$ , DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

### $\overline{\text{DS1}}$ , DS2 (Device Select)

These 2 inputs are used for device selection. When  $\overline{\text{DS1}}$  is low and DS2 is high ( $\overline{\text{DS1}} \cdot \text{DS2}$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{\text{DS1}} \cdot \text{DS2}$ ).

When MD is low (input mode) the output buffer state is determined by the device selection logic ( $\overline{\text{DS1}} \cdot \text{DS2}$ ) and the source of clock (C) to the data latch is the STB (Strobe) input.

### STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

### Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{\text{CLR}}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{\text{DS1}} \cdot \text{DS2}$ ). The output of the "NOR" gate ( $\overline{\text{INT}}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.



**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias Plastic ..... 0°C to +70°C  
 Storage Temperature ..... -65°C to +160°C  
 All Output or Supply Voltages ..... -0.5 to +7 Volts  
 All Input Voltages ..... -1.0 to 5.5 Volts  
 Output Currents ..... 100mA

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** (T<sub>A</sub>=0°C to +75°C, V<sub>CC</sub>= +5V ± 5%)


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I <sub>F</sub>	Input Load Current, ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			-0.25	mA	V <sub>F</sub> = .45V
I <sub>F</sub>	Input Load Current MD Input			-0.75	mA	V <sub>F</sub> = .45V
I <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	V <sub>F</sub> = .45V
I <sub>R</sub>	Input Leakage Current, ACK, DS, CR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			10	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
I <sub>R</sub>	Input Leakage Current MO Input			30	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
I <sub>R</sub>	Input Leakage Current DS <sub>1</sub> Input			40	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
V <sub>C</sub>	Input Forward Voltage Clamp			-1	V	I <sub>C</sub> = -5mA
V <sub>IL</sub>	Input "Low" Voltage			.85	V	
V <sub>IH</sub>	Input "High" Voltage	2.0			V	
V <sub>OL</sub>	Output "Low" Voltage			.45	V	I <sub>OL</sub> = 15mA
V <sub>OH</sub>	Output "High" Voltage	3.65	4.0		V	I <sub>OH</sub> = -1mA
I <sub>sc</sub>	Short Circuit Output Current	-15		-75	mA	V <sub>O</sub> = 0V, V <sub>CC</sub> = 5V
I <sub>o</sub>	Output Leakage Current High Impedance State			20	μA	V <sub>O</sub> = .45V/5.25V <sub>CC</sub>
I <sub>CC</sub>	Power Supply Current		90	130	mA	

**CAPACITANCE\*** (F = 1MHz, V<sub>BIAS</sub> = 2.5V, V<sub>CC</sub> = +5V, T<sub>A</sub> = 25°C)

Symbol	Test	Limits	
		Typ.	Max.
C <sub>IN</sub>	DS <sub>1</sub> MD Input Capacitance	9pF	12pF
C <sub>IN</sub>	DS <sub>2</sub> , CLR, STB, DI <sub>1</sub> -DI <sub>8</sub> Input Capacitance	5pF	9pF
C <sub>OUT</sub>	DO <sub>1</sub> -DO <sub>8</sub> Output Capacitance	8pF	12pF

\*This parameter is sampled and not 100% tested.

**A.C. TESTING LOAD CIRCUIT**



**SWITCHING CHARACTERISTICS**

**Conditions of Test**

Input Pulse Amplitude = 2.5V  
 Input Rise and Fall Times 5ns  
 Between 1V and 2V Measurements made at 1.5V  
 with 15mA and 30pF Test Load

**NOTE:**

Test	C <sub>L</sub> *	R <sub>1</sub>	R <sub>2</sub>
t <sub>PD</sub> , t <sub>WE</sub> , t <sub>r</sub> , t <sub>s</sub> , t <sub>c</sub>	30pF	300Ω	600Ω
t <sub>E</sub> , ENABLE↑	30pF	10KΩ	1KΩ
t <sub>E</sub> , ENABLE↓	30pF	300Ω	600Ω
t <sub>E</sub> , DISABLE↑	5pF	300Ω	600Ω
t <sub>E</sub> , DISABLE↓	5pF	10KΩ	1KΩ

\*Includes probe and jig capacitance.

**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ) \*

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
tpw	Pulse Width	30			ns	
tpD	Data to Output Delay			30	ns	Note 1
tWE	Write Enable to Output Delay			40	ns	Note 1
tSET	Data Set Up Time	15			ns	
tH	Data Hold Time	20			ns	
tr	Reset to Output Delay			40	ns	Note 1
ts	Set to Output Delay			30	ns	Note 1
tE	Output Enable/Disable Time			45	ns	Note 1
tC	Clear to Output Delay			55	ns	Note 1

\*Note: For extended Temperature EXPRESS use M8212 AC Electricals Parameters.

**APPLICATIONS**

**Basic Schematic Symbols**

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 3. Basic Schematic Symbols

**Gated Buffer (3-State)**

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic DS1 and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 4. Gated Buffer

### Bi-Directional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.




Figure 5. Bidirectional Bus Driver

### Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true — enabling the system input data onto the data bus.




Figure 6. Interrupting Input Port

### Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).




Figure 7. Interrupt Instruction Port

### Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. (DS1 · DS2)










Figure 8. Output Port



TYPICAL CHARACTERISTICS



WAVEFORMS

