

## Contents

Features .....	1
Pin Assignment.....	1
Pin Functions.....	1
Block Diagram .....	2
Instruction Set.....	2
Absolute Maximum Ratings .....	2
Recommended Operating Conditions .....	3
Pin Capacitance .....	3
Endurance .....	3
DC Characteristics.....	4
AC Characteristics.....	5
Operation.....	6
Receiving a Start-Bit.....	9
Three-wire Interface(DI-DO direct connection) .....	9
Connecting to CPU with a Serial Port .....	10
Memory Protection .....	10
Dimensions (Unit : mm) .....	11
Ordering Information.....	12
Characteristics.....	13

The S-29X94A Series is high speed, low power 1K/2K/4K-bit serial E<sup>2</sup>PROM with a wide operating voltage range. They are organized as 64-word × 16-bit, 128-word × 16-bit and 256-word × 16-bit, respectively. Each is capable of sequential read, where addresses are automatically incremented in 16-bit blocks.


The S-29X94A Series is capable of protecting the memory, 50% of which can be protected starting from address 00.

Interface is structured so that this IC can be directly connected to the CPU with serial ports. 8-bit instructions make it easy to prepare your own software.

■ Features

- Low power consumption
  - Standby : 1.0 μA Max. (V<sub>CC</sub>=6.5 V)
  - Operating : 0.8 mA Max. (V<sub>CC</sub>=5.5 V)
  - 0.4 mA Max. (V<sub>CC</sub>=2.5 V)
- Wide operating voltage range
  - Write : 2.5 to 6.5 V
  - Read : 1.8 to 6.5 V
- Can be easily connected to the serial port
- CS Active "L"
- Endurance : 10<sup>5</sup> cycles/word
- Data retention : 10 years
- S-29194A : 1 Kbits
- S-29294A : 2 Kbits
- S-29394A : 4 Kbits

■ Pin Assignment



\* X differs depending on the package type :  
 A : A type, (blank) : B type  
 See ■ Dimensions.


Figure 1

■ Pin Functions

Table 1

Name	Pin Number		Function
	DIP	SOP1	
$\overline{CS}$	1	3	Chip select input
$\overline{SK}$	2	4	Serial clock input
DI	3	5	Serial data input
DO	4	6	Serial data output
GND	5	7	Ground
$\overline{PROTECT}$	6	8	Memory Protection Control Input Connected to GND or Open : Protection Valid Connected to V <sub>CC</sub> : Protection Invalid
NC	7	1	No Connection
V <sub>CC</sub>	8	2	Power supply

■ Block Diagram



\*50% of the memory can be protected starting from address 00.

Figure 2

■ Instruction Set

Table 2

Instruction	Start Bit	Ope code	Address			Data
			S-29194A	S-29294A	S-29394A	
READ (Read data)	1	1000xxx	xx A5toA0	x A6toA0	A7toA0	D <sub>15</sub> to D <sub>0</sub> Output*
PROGRAM (Program data)	1	x100xxx	xx A5toA0	x A6toA0	A7toA0	D <sub>15</sub> to D <sub>0</sub> Input
WRAL (Write all)	1	0001xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	D <sub>15</sub> to D <sub>0</sub> Input
ERAL (Erase all)	1	0010xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—
PEN (Program enable)	1	0011xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—
PDS (Program disable)	1	0000xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—

x: Doesn't matter.

\*: When 16-bit data of the specified address is output, the data of the next address is output.

■ Absolute Maximum Ratings

Table 3

Parameter	Symbol	Ratings	Unit
Power supply voltage	V <sub>CC</sub>	- 0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	- 0.3 to V <sub>CC</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	- 0.3 to V <sub>CC</sub>	V
Storage temperature under bias	T <sub>bias</sub>	- 50 to +95	°C
Storage temperature	T <sub>stg</sub>	- 65 to +150	°C

■ Recommended Operating Conditions

Table 4

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage	V <sub>CC</sub>	Read Operation	1.8	—	6.5	V
		Write Enable/Disable				
		Write Operation	2.5	—	6.5	V
High level input voltage	V <sub>IH</sub>	V <sub>CC</sub> =5.5 to 6.5 V	0.8×V <sub>CC</sub>	—	V <sub>CC</sub>	V
		V <sub>CC</sub> =4.5 to 5.5 V	2.0	—	V <sub>CC</sub>	V
		V <sub>CC</sub> =2.7 to 4.5 V	0.8×V <sub>CC</sub>	—	V <sub>CC</sub>	V
		V <sub>CC</sub> =1.8 to 2.7 V	0.8×V <sub>CC</sub>	—	V <sub>CC</sub>	V
Low level input voltage	V <sub>IL</sub>	V <sub>CC</sub> =5.5 to 6.5 V	0.0	—	0.2×V <sub>CC</sub>	V
		V <sub>CC</sub> =4.5 to 5.5 V	0.0	—	0.8	V
		V <sub>CC</sub> =2.7 to 4.5 V	0.0	—	0.2×V <sub>CC</sub>	V
		V <sub>CC</sub> =1.8 to 2.7 V	0.0	—	0.15×V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>		-40	—	+85	°C

■ Pin Capacitance

Table 5

(T<sub>a</sub>=25°C, f=1.0 MHz, V<sub>CC</sub>=5 V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0 V	—	—	8	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0 V	—	—	10	pF

■ Endurance

Table 6

Parameter	Symbol	Min.	Typ.	Max.	Unit
Endurance	N <sub>w</sub>	10 <sup>5</sup>	—	—	cycles/word

■ **DC Characteristics**

**Table 7**

Parameter	Smb1	Conditions	V <sub>CC</sub> =5.5 V to 6.5 V			V <sub>CC</sub> =4.5 V to 5.5 V			V <sub>CC</sub> =2.5 to 4.5 V			V <sub>CC</sub> =1.8 to 2.5 V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Current consumption (READ)	I <sub>CC1</sub>	DO unloaded	—	—	1.0	—	—	0.8	—	—	0.6	—	—	0.4	mA
Current consumption (PROGRAM)	I <sub>CC2</sub>	DO unloaded	—	—	2.5	—	—	2.0	—	—	1.5				mA

**Table 8**

Parameter	Smb1	Conditions	V <sub>CC</sub> =4.5 V to 6.5 V			V <sub>CC</sub> =2.5 to 4.5 V			V <sub>CC</sub> =1.8 to 2.5 V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Standby current consumption	I <sub>SB</sub>	CS=GND DO=Open Other input: Connected to V <sub>CC</sub> or GND	—	—	1.0	—	—	0.6	—	—	0.4	μA
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =GND to V <sub>CC</sub>	—	0.1	1.0	—	0.1	1.0	—	0.1	1.0	μA
Output leakage current	I <sub>LO</sub>	V <sub>OUT</sub> =GND to V <sub>CC</sub>	—	0.1	1.0	—	0.1	1.0	—	0.1	1.0	μA
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1 mA	—	—	0.45							V
		I <sub>OL</sub> =100 μA	—	—	0.1	—	—	0.1	—	—	0.1	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-400 μA	2.4	—	—							V
		I <sub>OH</sub> =-100 μA	V <sub>CC</sub> -0.7	—	—	V <sub>CC</sub> -0.7	—	—				V
		I <sub>OH</sub> =-10 μA	V <sub>CC</sub> -0.7	—	—	V <sub>CC</sub> -0.7	—	—	V <sub>CC</sub> -0.3	—	—	V
Write enable latch data hold voltage	V <sub>DH</sub>	Only when program disable mode	1.5	—	—	1.5	—	—	1.5	—	—	V
Pull-down current	I <sub>PD</sub>	PROTECT terminal = V <sub>CC</sub>	15	—	100	3	—	50	1	—	10	μA


■ AC Characteristics

Table 9 Measuring conditions

Input pulse voltage	$0.1 \times V_{CC}$ to $0.9 \times V_{CC}$
Output reference voltage	$0.5 \times V_{CC}$
Output load	100pF

Table 10

Parameter	Smb1	$V_{CC}=4.5$ to $6.5V$			$V_{CC}=2.5$ to $4.5V$			$V_{CC}=1.8$ to $2.5V$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
CS setup time	$t_{CSS}$	0.2	—	—	0.4	—	—	1.0	—	—	$\mu s$
CS hold time	$t_{CSH}$	0.2	—	—	0.4	—	—	1.0	—	—	$\mu s$
CS deselect time	$t_{CDS}$	0.2	—	—	0.2	—	—	0.4	—	—	$\mu s$
Data setup time	$t_{DS}$	0.2	—	—	0.4	—	—	0.8	—	—	$\mu s$
Data hold time	$t_{DH}$	0.2	—	—	0.4	—	—	0.8	—	—	$\mu s$
Output delay time	$t_{PD}$	—	—	0.4	—	—	1.0	—	—	2.0	$\mu s$
Clock frequency	$f_{SK}$	0	—	2.0	0	—	0.5	—	—	0.25	MHz
Clock pulse width	$t_{SKH}$ $t_{SKL}$	0.25	—	—	1.0	—	—	2.0	—	—	$\mu s$
Output disable time	$t_{HZ1}$ $t_{HZ2}$	0	—	0.15	0	—	0.5	0	—	1.0	$\mu s$
Output enable time	$t_{SV}$	0	—	0.15	0	—	0.5	0	—	1.0	$\mu s$
Programming time	$t_{PR}$	—	4.0	10.0	—	4.0	10.0				ms



Input data is retrieved on the rising edge of  $\overline{SK}$ .  
Output data is triggered on the falling edge of  $\overline{SK}$ .

Figure 3 Timing Chart



Figure 4 Timing Chart for  $t_{CSS}$  and  $t_{CSH}$  when  $\overline{SK}$  is "H"

■ **Operation**

Instructions (in the order of start-bit, instruction, address, and data) are latched to DI in synchronization with the rising edge of  $\overline{SK}$  after  $\overline{CS}$  goes low. A start-bit can only be recognized when the high of DI is latched at the rising edge of  $\overline{SK}$  after changing  $\overline{CS}$  to low, it is impossible for it to be recognized as long as DI is low, even if there are  $\overline{SK}$  pulses after  $\overline{CS}$  goes low. Instruction finishes when  $\overline{CS}$  goes high, where it must be high between commands during  $t_{CDS}$ .


All input, including DI and  $\overline{SK}$  signals, is ignored while  $\overline{CS}$  is high, which is stand-by mode. The start bit + instruction, address, and data are 8-bit instructions. This makes it easy to prepare your own software using a serial interface incorporated into the CPU.

1. READ

The READ instruction reads data from a specified address. After A0 is latched at the rising edge of  $\overline{SK}$ , 16-bit data is continuously output in synchronization with the falling edge of  $\overline{SK}$ .

When all of the data ( $D_{15}$  to  $D_0$ ) in the specified address has been read, data in the next address can be read with the input of another  $\overline{SK}$  clock. Thus, the data over whole area of the memory can be read by continuously inputting  $\overline{SK}$  clocks as long as  $\overline{CS}$  is low.

The last address ( $A_n \dots A_1 A_0 = 1 \dots 11$ ) rolls over to the top address ( $A_n \dots A_1 A_0 = 0 \dots 00$ ).



**Figure 5 Read Timing (S-29394A)**