

4M X 32 DRAM Card

FEATURES

- Performance range:


| | t _{RAC} | t _{CAC} | t _{RC} |
|-----------------|------------------|------------------|-----------------|
| STI324000C1-60V | 60ns | 15ns | 110ns |
| STI324000C1-70V | 70ns | 20ns | 130ns |

- Dimensions—2.13" wide x 3.37" long x 0.13" thick
- Meets specifications for JEDEC and JEIDA 88-pin DRAM cards
- 88-pin, two piece connector with keying
- PDx pins for card configuration information
- CBR, RAS only, or Hidden refresh capability
- Normal or Self-refresh options
- 2048 cycles/32ms refresh
- 3.3V power supply

GENERAL DESCRIPTION

The Simple Technology STI324000C1 is a 4M bit x 32 Dynamic RAM high density memory card. The Simple Technology STI324000C1 consist of eight CMOS 4M x 4 bit DRAMs in 24-pin SOJ package. The circuit board is enclosed in a credit-card sized frame and 88-pin connector package as specified for JEDEC and JEIDA standard card packaging.

The card's small package size makes it suitable for use in small portable computers, palmtops, etc. System memory upgrades are simplified due to the fact that the system box does not need to be opened or otherwise disassembled.



0066

PIN CONFIGURATION

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|-----|------------------|-----|------------------|-----|------------------|-----|------------------|
| 1 | V _{SS} | 23 | CAS ₀ | 45 | V _{SS} | 67 | V _{SS} |
| 2 | DQ ₀ | 24 | CAS ₁ | 46 | DQ ₁₆ | 68 | CAS ₃ |
| 3 | DQ ₁ | 25 | V _{CC} | 47 | DQ ₁₇ | 69 | NC |
| 4 | DQ ₂ | 26 | RAS ₂ | 48 | DQ ₁₈ | 70 | W |
| 5 | DQ ₃ | 27 | NC | 49 | DQ ₁₉ | 71 | PD ₁ |
| 6 | DQ ₄ | 28 | PD ₂ | 50 | DQ ₂₀ | 72 | PD ₃ |
| 7 | DQ ₅ | 29 | PD ₄ | 51 | DQ ₂₁ | 73 | V _{SS} |
| 8 | DQ ₆ | 30 | PD ₆ | 52 | DQ ₂₂ | 74 | PD ₅ |
| 9 | NC | 31 | NC | 53 | DQ ₂₃ | 75 | PD ₇ |
| 10 | DQ ₇ | 32 | NC | 54 | NC | 76 | PD ₈ |
| 11 | V _{CC} | 33 | NC | 55 | NC | 77 | NC |
| 12 | NC | 34 | DQ ₈ | 56 | V _{SS} | 78 | NC |
| 13 | A ₃ | 35 | V _{CC} | 57 | A ₁ | 79 | NC |
| 14 | A ₂ | 36 | DQ ₉ | 58 | A ₃ | 80 | DQ ₂₄ |
| 15 | NC | 37 | NC | 59 | A ₅ | 81 | DQ ₂₅ |
| 16 | A ₄ | 38 | DQ ₁₀ | 60 | A ₇ | 82 | DQ ₂₆ |
| 17 | V _{CC} | 39 | DQ ₁₁ | 61 | A ₉ | 83 | DQ ₂₇ |
| 18 | A ₆ | 40 | DQ ₁₂ | 62 | NC | 84 | DQ ₂₈ |
| 19 | A ₈ | 41 | DQ ₁₃ | 63 | V _{SS} | 85 | DQ ₂₉ |
| 20 | A ₁₀ | 42 | DQ ₁₄ | 64 | NC | 86 | DQ ₃₀ |
| 21 | NC | 43 | DQ ₁₅ | 65 | NC | 87 | DQ ₃₁ |
| 22 | RAS ₀ | 44 | V _{SS} | 66 | CAS ₂ | 88 | V _{SS} |

Pin Names

| Pin Name | Pin Function |
|-------------------------------------|-----------------------|
| A ₀ -A ₁₀ | Address Inputs |
| DQ ₀ -DQ ₃₁ | Data In/Out |
| W | Read/Write Input |
| RAS ₀ , RAS ₂ | Row Address Strobe |
| CAS ₀ -CAS ₃ | Column Address Strobe |
| PD ₁ -PD ₈ | Presence Detect |
| V _{CC} | Power (+3.3V) |
| V _{SS} | Ground |
| NC | No Connection |

Presence Detect Pins

PD₁=V_{SS}, PD₂=V_{SS}, PD₃=NC, PD₄=V_{SS}, for 16 MB Card using 4Mx4 chips and PD₅=NC for single bank


Access Time

| Pin | 60ns | 70ns | 80ns |
|-----------------|------|-----------------|-----------------|
| PD ₆ | NC | V _{SS} | NC |
| PD ₇ | NC | NC | V _{SS} |

Refresh Type

| Pin | Slow Refresh | Self-Refresh |
|-----------------|--------------|-----------------|
| PD ₈ | NC | V _{SS} |

FUNCTIONAL BLOCK DIAGRAM



0047M

ABSOLUTE MAXIMUM RATINGS*

| Item | Symbol | Rating | Units |
|---|-------------------|-----------------------|-------|
| Voltage on Any Pin Relative to V_{SS} | V_{IN}, V_{OUT} | -0.5 to $+V_{CC}+0.5$ | V |
| Voltage on V_{CC} Supply Relative to V_{SS} | V_{CC} | -1 to +4.6 | V |
| Storage Temperature | T_{stg} | -55 to +150 | °C |
| Power Dissipation | P_D | 8 | W |
| Short Circuit Output Current | I_{OS} | 50 | mA |

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A=0$ to 70°C)

| Item | Symbol | Min | Typ | Max | Unit |
|--------------------|----------|------|-----|--------------|------|
| Supply Voltage | V_{CC} | 3.0 | 3.3 | 3.6 | V |
| Ground | V_{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V_{IH} | 2.0 | — | $V_{CC}+0.3$ | V |
| Input Low Voltage | V_{IL} | -0.3 | — | 0.8 | V |

DC AND OPERATION CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | | Symbol | Min | Max | Units |
|--|-----------------|-----------|------|-----|-------|
| Operating Current* (RAS, CAS, Address Cycling @ $t_{RC}=\text{min.}$) | STI324000C1-60V | I_{CC1} | — | 960 | mA |
| | STI324000C1-70V | | — | 880 | mA |
| Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$) | | I_{CC2} | — | 8 | mA |
| RAS-Only Refresh Current* ($\overline{\text{CAS}}=V_{IH}$, RAS Cycling @ $t_{RC}=\text{min.}$) | STI324000C1-60V | I_{CC3} | — | 960 | mA |
| | STI324000C1-70V | | — | 880 | mA |
| Fast Page Mode Current* ($\overline{\text{RAS}}=V_{IL}$, CAS Cycling: $t_{PC}=\text{min.}$) | STI324000C1-60V | I_{CC4} | — | 720 | mA |
| | STI324000C1-70V | | — | 640 | mA |
| Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$) | | I_{CC5} | — | 4 | mA |
| CAS-Before-RAS Refresh Current* ($\overline{\text{RAS}}$ and CAS Cycling @ $t_{RC}=\text{min.}$) | STI324000C1-60V | I_{CC6} | — | 960 | mA |
| | STI324000C1-70V | | — | 880 | mA |
| Input Leakage Current (Any input $0 \leq V_{IN} \leq 3.6\text{V}$, all other pins not under test=0V) | | I_{IL} | -160 | 160 | μA |
| Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 3.6\text{V}$) | | I_{OL} | -10 | 10 | μA |
| Output High Voltage Level ($I_{OH}=-2\text{mA}$) | | V_{OH} | 2.4 | — | V |
| Output Low Voltage Level ($I_{OL}=2\text{mA}$) | | V_{OL} | — | 0.4 | V |

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on output loading and cycling rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

CAPACITANCE ($T_A=25^\circ\text{C}$)

| Item | Symbol | Min | Max | Units |
|---|-----------|-----|-----|-------|
| Input Capacitance (A_0 - A_{10}) | C_{IN1} | — | 40 | pF |
| Input Capacitance (\bar{W}) | C_{IN2} | — | 56 | pF |
| Input Capacitance (\overline{RAS}_0 , \overline{RAS}_2) | C_{IN3} | — | 28 | pF |
| Input Capacitance (\overline{CAS}_0 - \overline{CAS}_3) | C_{IN4} | — | 14 | pF |
| Input/Output Capacitance (DQ_{0-31}) | C_{DO1} | — | 7 | pF |

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC}=3.3V \pm 10\%$, See notes 1, 2)

| Parameter | Symbol | -60V | | -70V | | Unit | Notes |
|---|-----------|------|--------|------|--------|------|---------|
| | | Min | Max | Min | Max | | |
| Random read or write cycle time | t_{RC} | 110 | | 130 | | ns | |
| Access time from \overline{RAS} | t_{RAC} | | 60 | | 70 | ns | 3, 4 |
| Access time from \overline{CAS} | t_{CAC} | | 15 | | 20 | ns | 3, 4, 5 |
| Access time from column address | t_{AA} | | 30 | | 35 | ns | 3, 11 |
| \overline{CAS} to output in Low-Z | t_{CLZ} | 0 | | 0 | | ns | 3 |
| Output buffer turn-off delay | t_{OFF} | 0 | 15 | 0 | 20 | ns | 7 |
| Transition time (rise and fall) | t_T | 3 | 50 | 3 | 50 | ns | 2 |
| \overline{RAS} precharge time | t_{RP} | 40 | | 50 | | ns | |
| \overline{RAS} pulse width | t_{RAS} | 60 | 10,000 | 70 | 10,000 | ns | |
| \overline{RAS} hold time | t_{RSH} | 15 | | 20 | | ns | |
| \overline{CAS} hold time | t_{CSH} | 60 | | 70 | | ns | |
| \overline{CAS} pulse width | t_{CAS} | 15 | 10,000 | 20 | 10,000 | ns | |
| \overline{RAS} to \overline{CAS} delay time | t_{RCD} | 20 | 45 | 20 | 50 | ns | 4 |
| \overline{RAS} to column address delay time | t_{RAD} | 15 | 30 | 15 | 35 | ns | 11 |
| \overline{RAS} to \overline{CAS} precharge time | t_{CRP} | 5 | | 5 | | ns | |
| Row address set-up time | t_{ASR} | 0 | | 0 | | ns | |
| Row address hold time | t_{RAH} | 10 | | 10 | | ns | |
| Column address set-up time | t_{ASC} | 0 | | 0 | | ns | |
| Column address hold time | t_{CAH} | 15 | | 15 | | ns | |
| Column address hold referenced to \overline{RAS} | t_{AR} | 50 | | 55 | | ns | 6 |
| Column address to \overline{RAS} lead time | t_{RAL} | 30 | | 35 | | ns | |
| Read command set-up time | t_{RCS} | 0 | | 0 | | ns | |
| Read command hold referenced to \overline{CAS} | t_{RCH} | 0 | | 0 | | ns | 9 |
| Read command hold referenced to \overline{RAS} | t_{RRH} | 0 | | 0 | | ns | 9 |
| Write command hold time | t_{WCH} | 10 | | 15 | | ns | |
| Write command hold referenced to \overline{RAS} | t_{WCR} | 45 | | 55 | | ns | 6 |
| Write command pulse width | t_{WP} | 10 | | 15 | | ns | |
| Write command to \overline{RAS} lead time | t_{RWL} | 15 | | 20 | | ns | |
| Write command to \overline{CAS} lead time | t_{CWL} | 15 | | 20 | | ns | |
| Data-in set-up time | t_{DS} | 0 | | 0 | | ns | 10 |
| Data-in hold time | t_{DH} | 15 | | 15 | | ns | 10 |
| Data-in hold referenced to \overline{RAS} | t_{DHR} | 50 | | 55 | | ns | 6 |
| Refresh period | t_{REF} | | 32 | | 32 | ms | |

continued on the next page

AC CHARACTERISTICS (continued)

| Parameter | Symbol | -60V | | -70V | | Unit | Notes |
|--|------------|------|---------|------|---------|------|-------|
| | | Min | Max | Min | Max | | |
| Write command set-up time | t_{WCS} | 0 | | 0 | | ns | 8 |
| \overline{CAS} set-up time ($\overline{C-B-R}$ refresh) | t_{CSR} | 10 | | 10 | | ns | |
| \overline{CAS} hold time ($\overline{C-B-R}$ refresh) | t_{CHR} | 10 | | 15 | | ns | |
| \overline{RAS} precharge to \overline{CAS} hold time | t_{RPC} | 5 | | 5 | | ns | |
| Access time from \overline{CAS} precharge | t_{CPA} | | 35 | | 40 | ns | 3 |
| Fast Page mode cycle time | t_{FC} | 40 | | 45 | | ns | |
| \overline{CAS} precharge time (fast page) | t_{CP} | 10 | | 10 | | ns | |
| \overline{RAS} pulse width (fast page) | t_{RASP} | 60 | 200,000 | 70 | 200,000 | ns | |
| \overline{W} to \overline{RAS} precharge time ($\overline{C-B-R}$ refresh) | t_{WRP} | 10 | | 10 | | ns | |
| \overline{W} to \overline{RAS} hold time ($\overline{C-B-R}$ refresh) | t_{WRH} | 10 | | 10 | | ns | |
| \overline{CAS} precharge ($\overline{C-B-R}$ counter test) | t_{CPT} | 20 | | 30 | | ns | |

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is achieved.
2. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$, and are assumed to be 5ns for all inputs.
3. Measure with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD(max)}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD(max)}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD(max)}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min)}$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .

TIMING DIAGRAMS

Please refer to attached Timing Chart I.

PACKAGE DIMENSIONS

Units: Inches



0067

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED