



### FEATURES

- 9 GHz CONFIGURABLE TRANSISTOR BASED OR/NOR CIRCUITRY
- OUTSTANDING  $h_{FE}$  LINEARITY
- TWO PACKAGE OPTIONS:  
 UPA104B: Superior thermal dissipation due to studded ceramic package  
 UPA104G: Reduced circuit size due to 14-pin mini-flat package for surface mounting
- EXCELLENT FOR ANALOG ADDITIONS & FORMATION OF 2-INPUT OR/NOR GATES

### DESCRIPTION

The UPA104 is a user configurable, Silicon bipolar transistor array for formation of high speed OR/NOR gates. Its internal transistor configuration and external connection options allow the user considerable flexibility in its application. Its high gain bandwidth product ( $f_T = 9$  GHz) make it applicable for electro-optical, signal processing, cellular telephone systems, instrumentation, and high speed gigabit logic circuits.

### CONNECTION DIAGRAM (Top View)



Note: Substrate should be connected to the lowest voltage point in order to prevent latch-up.

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ )

PART NUMBER PACKAGE OUTLINE			UPA104B, UPA104G BS14, G14		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
$I_{cBO}$	Collector Cutoff Current at $V_{CB} = 5$ V, $I_E = 0$ (All Transistors)	$\mu\text{A}$			1.0
$I_{EBO}$	Emitter Cutoff Current at $V_{EB} = 1$ V, $I_C = 0$ (Q4, Q5, Q6)	$\mu\text{A}$			1.0
$h_{FE}$	Direct Current Amplification at $V_{CE} = 3$ V, $I_C = 5$ mA (Q4 and Q6)		40	100	250
CCB	Collector to Base Capacitance at $V_{CB} = 3$ V, $f = 1$ MHz (Q3, Q5, Q6)	pF		0.9	1.8
CEB	Emitter to Base Capacitance at $V_{EB} = 0$ , $f = 1$ MHz (Q4, Q5, Q6)	pF		1.4	2.8
CCS	Collector/Substrate Capacitance at $V_{CS} = 3$ V, $f = 1$ MHz (Q3, Q5, Q6)	pF		1.4	2.8
$f_T^1$	Gain Bandwidth Product at $V_{CE} = 3$ V, $I_C = 10$ mA	GHz		9.0	
RTH	Thermal Resistance, Single Transistor, G14 Package	$^\circ\text{C/W}$			40
	Whole Device, G14 Package	$^\circ\text{C/W}$			25

Note:

1. Measured by installing a single transistor in a Micro-X package: the value shown is a reference value.

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>** (TA = 25°C)






SYMBOLS	PARAMETERS	UNITS	RATINGS
V <sub>CB0</sub> <sup>2</sup>	Collector to Base Voltage	V	15
V <sub>CE0</sub> <sup>2</sup>	Collector to Emitter Voltage	V	6
V <sub>EB0</sub> <sup>2</sup>	Emitter to Base Voltage	V	2.5
I <sub>C</sub> <sup>2</sup>	Collector Current	mA	40
P <sub>T</sub>	Total Power Dissipation UPA104B UPA104G	mW	650
		mW	350
T <sub>J</sub>	Junction Temperature UPA104B UPA104G	°C	200
		°C	125
T <sub>STG</sub>	Storage Temperature UPA104B UPA104G	°C	-55 to +200
		°C	-55 to +125

Notes:

1. Operation in excess of any one of these conditions may result in permanent damage.
2. Absolute maximum ratings for each transistor.


**TYPICAL PERFORMANCE CURVES** (TA = 25°C)

**TYPICAL PERFORMANCE CURVES** (TA = 25°C)




# UPA104B, UPA104G

## TYPICAL OR GATE




## OUTLINE DIMENSIONS (Units in mm)

**UPA104B**  
PACKAGE OUTLINE BS14



**UPA104G**  
PACKAGE OUTLINE G14



See Connection Diagram for description of leads.