

Product Preview


256K × 4 Bit Fast Static Random Access Memory

The MCM67282 is a 1,048,576 bit static random access memory organized as 262,144 × 4 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.

- Single 5 V ±10% Power Supply
- Fully Static — No Clock or Timing Strokes Necessary
- All Inputs and Outputs Are TTL-Compatible
- Three-State Outputs
- Fast Access Times: 10, 12 ns
- Center Power and I/O Pins for Reduced Noise

MCM67282



WJ PACKAGE
400-MIL SOJ
CASE 857A


PIN ASSIGNMENT

A	1	32	A
A	2	31	A
A	3	30	A
A	4	29	A
E	5	28	A
D0	6	27	D3
Q0	7	26	Q3
VCC	8	25	VSS
VSS	9	24	VCC
Q1	10	23	Q2
D1	11	22	D2
W	12	21	A
A	13	20	A
A	14	19	A
A	15	18	A
A	16	17	A

PIN NAMES

A0-A17	Address Input
E	Chip Enable
W	Write Enable
D0-D3	Data Input
Q0-Q3	Data Output
VCC	+ 5 V Power Supply
VSS	Ground

BLOCK DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

E	W	Mode	V _{CC} Current	Output	Cycle
H	X	Not Selected	ISB1, ISB2	High-Z	—
L	H	Read	I _{CCA}	D _{out}	Read Cycle
L	L	Write	I _{CCA}	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	−0.5 to +7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	−0.5 to V _{CC} + 0.5	V
Output Current	I _{out}	±30	mA
Power Dissipation	P _D	1.2	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	−10 to +85	°C
Operating Temperature	T _A	0 to +70	°C
Storage Temperature—Plastic	T _{stg}	−55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

5

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Parameter	Symbol	Typ	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	5.0	4.5	5.5	V
Input High Voltage	V _{IH}	—	2.2	V _{CC} + 0.3*	V
Input Low Voltage	V _{IL}	—	−0.5**	0.8	V
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}	—	—	±1.0	μA
Output Leakage Current ($\bar{E}$ = V _{IH} , V _{out} = 0 to V _{CC})	I _{lkg(O)}	—	—	±1.0	μA
Output Low Voltage (I _{OL} = +8.0 mA)	V _{OL}	—	—	0.4	V
Output High Voltage (I _{OH} = −4.0 mA)	V _{OH}	—	2.4	—	V

*V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

**V_{IL} (min) = −0.5 V dc; V_{IL} (min) = −2.0 V ac (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	−10	−12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	I _{CCA}	165	155	mA
Active Quiescent Current ($\bar{E}$ = V _{IL} , V _{CC} = max, f = 0 MHz)	I _{CC2}	90	90	mA
AC Standby Current ($\bar{E}$ = V _{IH} , V _{CC} = max, f = f _{max})	ISB1	35	30	mA
CMOS Standby Current (V _{CC} = max, f = 0 MHz, $\bar{E}$ ≥ V _{CC} − 0.2 V, V _{in} ≤ V _{SS} + 0.2 V, or ≥ V _{CC} − 0.2 V)	ISB2	12	12	mA

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Address and Data Input Capacitance	C _{in}	—	6	pF
Control Pin Input Capacitance	C _{in}	—	6	pF
Output Capacitance	C _{out}	—	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0\text{ V} \pm 10\%$, $T_A = 0\text{ to }+70^\circ\text{C}$, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V	Output Timing Measurement Reference Level	1.5 V
Input Pulse Levels	0 to 3.0 V	Output Load	See Figure 1A
Input Rise/Fall Time	2 ns		


READ CYCLE TIMING (See Note 1)

Parameter	Symbol		-10		-12		Units	Notes
	Standard	Alternate	Min	Max	Min	Max		
Read Cycle Time	t_{AVAV}	t_{RC}	10	—	12	—	ns	2
Address Access Time	t_{AVQV}	t_{AA}	—	10	—	12	ns	
Enable Access Time	t_{ELQV}	t_{ACS}	—	10	—	12	ns	
Output Hold from Address Change	t_{AXQX}	t_{OH}	3	—	3	—	ns	
Enable Low to Output Active	t_{ELQX}	t_{CLZ}	3	—	3	—	ns	3,4,5
Enable High to Output High-Z	t_{EHQZ}	t_{CHZ}	0	5	0	6	ns	3,4,5


- NOTES: 1. $\bar{W}$ is high for read cycle.
2. All read cycle timings are referenced from the last valid address to the first transitioning address.
3. At any given voltage and temperature, $t_{EHQZ} \text{ max} < t_{ELQX} \text{ min}$, both for a given device and from device to device.
4. Transition is measured $\pm 200\text{ mV}$ from steady-state voltage with load of Figure 1B.
5. This parameter is sampled and not 100% tested.
6. Device is continuously selected ($\bar{E} = V_{IL}$).
7. Addresses valid prior to or coincident with $\bar{E}$ going low.

5

READ CYCLE 1 (See Note 6)



READ CYCLE 2 (See Note 7)



WRITE CYCLE 1 ($\bar{W}$ Controlled, See Note 1)

Parameter	Symbol		-10		-12		Units	Notes
	Standard	Alternate	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	t_{WC}	10	—	12	—	ns	2
Address Setup Time	t_{AVWL}	t_{AS}	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	t_{AW}	6	—	7	—	ns	
Write Pulse Width	t_{WLWH}	t_{WP}	6	—	7	—	ns	
	t_{WLEH}	t_{WP}						
Data Valid to End of Write	t_{DVWH}	t_{DW}	5	—	6	—	ns	
Data Hold Time	t_{WHDH}	t_{DH}	0	—	0	—	ns	
Write Low to Data High-Z	t_{WLQZ}	t_{WZ}	0	5	0	6	ns	3,4,5
Write High to Output Active	t_{WHQX}	t_{OW}	4	—	4	—	ns	3,4,5
Write Recovery Time	t_{WHAX}	t_{WR}	0	—	0	—	ns	

NOTES: 1. A write occurs during the overlap of $\bar{E}$ low and $\bar{W}$ low.

2. All write cycle timings are referenced from the last valid address to the first transitioning address.

3. Transition is measured ± 200 mV from steady-state voltage with load of Figure 1B.

4. This parameter is sampled and not 100% tested.

5. At any given voltage and temperature, $t_{WLQZ} \text{ max} < t_{WHQX} \text{ min}$ both for a given device and from device to device.

WRITE CYCLE 2 ($\bar{E}$ Controlled, See Note 1)

Parameter	Symbol		-10		-12		Units	Notes
	Standard	Alternate	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	t_{WC}	10	—	12	—	ns	2
Address Setup Time	t_{AVEL}	t_{AS}	0	—	0	—	ns	
Address Valid to End of Write	t_{AVEH}	t_{AW}	7	—	8	—	ns	
Enable to End of Write	t_{ELEH}	t_{CW}	7	—	8	—	ns	3,4
Enable to End of Write	t_{ELWH}	t_{CW}	7	—	8	—	ns	3,4
Data Valid to End of Write	t_{DVEH}	t_{DW}	5	—	6	—	ns	
Data Hold Time	t_{EHDH}	t_{DH}	0	—	0	—	ns	
Write Recovery Time	t_{EHAX}	t_{WR}	0	—	0	—	ns	

NOTES: 1. A write occurs during the overlap of $\bar{E}$ low and $\bar{W}$ low.

2. All write cycle timings are referenced from the last valid address to the first transitioning address.

3. If $\bar{E}$ goes low coincident with or after $\bar{W}$ goes low, the output will remain in a high-impedance condition.

4. If $\bar{E}$ goes high coincident with or before $\bar{W}$ goes high, the output will remain in a high-impedance condition.


AC TEST LOADS

Figure 1A





Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION
(Order by Full Part Number)



Full Part Number — MCM67282WJ10 MCM67282WJ12
MCM67282WJ10R2 MCM67282WJ12R2