The image features three Infineon DFE-Q V2.1 chips. One chip is positioned at the top center, another at the bottom left, and a third on the right side. All chips are black with silver pins and the Infineon Technologies logo printed on their surfaces. The background is a gradient of blue and purple.

DFE-Q V2.1
Quad ISDN 2B1Q
Echo Canceller Digital
Front End

PEF 24911 Version 2.1

Wired
Communications



Never stop thinking.

Edition 2001-11-08

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany**

**© Infineon Technologies AG 11/8/01.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

DFE-Q V2.1

Quad ISDN 2B1Q

Echocanceller Digital

Front End

PEF 24911 Version 2.1

Wired
Communications



Never stop thinking.

Table of Contents		Page
1	Power Supply	1
2	Pinning	2
3	Max. Data Rate On IOM®-2 Doubled	7
4	MON-12 Protocol	8
5	Bit Error Rate Measurement	8
6	Advanced Filter Options for MON-0 and MON-2 Messages	8
7	M4 Bit Filtering with Pin CRCON	9
8	Digital Local Loops	9
9	D-Channel Arbitration	11
10	State Machine	11
11	RITL/WLL Functions	14
12	Retrieving Coefficients	14
13	Boundary Scan Instruction Set	15
14	Version Update of the Boundary Scan IDCODE Register	15
15	MON-8 AID Version Identification	16
16	Recognition Delay of Changes in the IOM®-2 Channel	16
17	MON-8 messages in State 'Reset'	16
18	C/I-channel indication in Hardware Reset	17
19	MON-8-Command PACE	17
20	Activation with C/I-Command AR0	17
21	Hardware Reset Execution and Power-On Reset	18

This Delta Sheet lists the add-on features and differences between the DFE-Q V2.1 and the DFE-Q V1.3.

1 Power Supply

The DFE-Q V2.1 requires a +3.3 V \pm 0.3 V power supply. The inputs and outputs remain 5 V TTL compatible.

Table 1 Power Consumption

Mode	Typ. values	Max. values	Unit	Test conditions
Power-up all Channels	85	100	mA	3.3 V, open outputs, inputs at V_{DD}/V_{SS}
Power-down	35	t.b.d.	mA	3.3 V, open outputs, inputs at V_{DD}/V_{SS}

All measurements of the power consumption are performed with random 2B+D data in active states, 3.3 V (0° C - 70° C)

2 Pinning

Table 2 lists the changes that were made concerning the pinning, **Table 3** specifies new pin functions that were introduced with version 2.1.

Table 2 Pinning Changes

Pin No.	V2.1	V1.3	Comment
16	DSFM	TPD	new function for suppression of short FSC evaluation
32	PUP	N.C.	additional push-pull mode for pin DOUT eases interface adaptation
36	n.c.	DSYNC	obsolete
55	SLOT0	SLOT	renamed
45	SLOT1	N.C.	increased max data rate (4 MBit/s) requires an additional SLOT pin
49	CRCON	CRCON	see Chapter 7
53	LT	LT	dedicated LT mode pin is obsolete
56	SSP	TSP	dedicated pin for 'Send Single Pulses' test mode
58	PBX	PBX	function removed
62	DT	TP	dedicated pin for 'Data Through' test mode
63	$\overline{\text{TRST}}$	TP1	BScan power-on-reset is replaced by a dedicated reset line

Table 3 Pin Definitions and Functions

Pin No.	Symbol	Input (I) Output (O)	Function
16	DSFM	I (PD)	<p>Disable Super Frame Marker</p> <p>'1' = Inhibits the evaluation of the super frame marker on FSC. I.e the transmitted super-frame is not affected by an FSC pulse shorter than 2 DCL clock periods.</p> <p>'0' = The position of the transmitted super-frame is synchronized to short FSC pulses.</p>
32	PUP	I (PD)	<p>Push Pull Mode</p> <p>in push pull mode '0' and '1' is actively driven during an occupied time-slot, outside the active time-slots DOUT is high impedance (tristate)</p> <p>'1' = configures DOUT as push/pull output</p> <p>'0' = configures DOUT as open drain output</p>
49	CRCON	I (PD)	<p>CRC Check On/Off</p> <p>defines the condition on which MON-2 messages and M4 bit will be passed on, the setting has effect on all ports</p> <p>Pin CRCON is evaluated only after hardware reset.</p> <p>'1' = CRC Check On</p> <p>MON-2 messages are not issued and M4-bit are not forwarded to the statemachine if the CRC-check of the U-superframe containing M4-bit changes is not ok. (MFILT= 0011 0xxx)</p> <p>'0' = CRC Check Off</p> <p>MON-2 messages are issued every time a change in at least one of the overhead bits (M4,5,6) of the U-interface is detected, regardless of the CRC checksum status.</p> <p>M4-bit are forwarded to the statemachine with triple-last-look filtering (TLL). (MFILT= 0000 0xxx)</p>

Table 3 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O)	Function
55	SLOT0	I	IOM [®] -2 Channel Slot Selection 0 assigns IOM [®] -2 channels in blocks of 4 SLOT1, 0: '00' = IOM [®] -2 channels 0 to 3 '01' = IOM [®] -2 channels 4 to 7 '10' = IOM [®] -2 channels 8 to 11 '11' = IOM [®] -2 channels 12 to 15
45	SLOT1	I (PD)	IOM [®] -2 Channel Slot Selection 1 assigns IOM [®] -2 channels in blocks of 4
53	LT	I	reserved, clamp to one
56	SSP	I	Send Single Pulses (SSP) Test Mode enables/disables SSP test mode '1' = SSP test mode enabled, alternating +/-3 pulses are issued at the four line ports in 1.5 ms intervals '0' = SSP test mode disabled <i>Note: For activation of SSP test mode, pin <u>RES</u> and pin DT must be inactive (see Table 5)</i>
58	PBX	I	reserved, clamp to zero

Table 3 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O)	Function
62	DT	I	<p>Data Through (DT) Test Mode enables/disables DT test mode</p> <p>'1'= DT test mode enabled, the U-transceiver is forced on all line ports to enter the 'Transparent' state '0'= DT test mode disabled</p> <p><i>Note: For activation of DT test mode, pin \overline{RES} and pin SSP must be inactive (see Table 5)</i></p>
63	\overline{TRST}	I (PU)	<p>JTAG Boundary Scan Disable resets the TAP controller state machine (asynchronous reset), internal pullup</p> <p>'1'= reset inactive '0'= reset active</p>

PU:Pull Up (e.g. 10-20 kOhms)

PD:Pull Down (e.g. 10-20 kOhms)

Pin-Controlled Test Modes


Table 4 Pin Controlled Test Modes with DFE-Q V1.x

Mode	RESQ Pin	TSP Pin
Reset (Master Reset)	0	0
Data-Through	0	1
Send-Single-Pulses	1	1

Table 5 Pin Controlled Test Modes with DFE-Q V2.1

Mode	$\overline{\text{RES}}$ Pin	SSP Pin	DT Pin
Reset (Master Reset)	0	don't care	don't care
Data-Through	1	0	1
Send-Single-Pulses	1	1	0
Undefined	1	1	1

Max. Data Rate On IOM[®]-2 Doubled



pinning.emf

Figure 1 Pin Diagram of the DFE-Q V2.1

3 Max. Data Rate On IOM[®]-2 Doubled

With version 2.1 the maximum data rate on IOM[®]-2 is doubled from 2 MBit/s to 4MBit/s. The 4MBit/s mode corresponds to a DCL frequency of 8192 kHz.

7 M4 Bit Filtering with Pin CRCON

The M4 bit filtering selected with pin CRCON='0' in version 2.1 is different to previous versions:

Table 6 M4 Bit Filtering of Different DFE-Q Versions

Version	Pin CRCON	M4 Filtering towards:	
		Statemachine	MON-2 Reporting
1.2	not supported	CRC-check	On-change
1.3	'0' (PD):	CRC-check	On-change
	'1':	CRC-check	CRC-check & on-change
2.1	'0' (PD):	TLL-check	On-change
	'1':	CRC-check	CRC-check & on-change

With the new M4 filter option Triple-Last-Look (TLL) towards the statemachine the DFE-Q V2.1 conforms to Bellcore requirement TR-NWT-397 (1993). However, in case of very high bit error rates or occurrence of micro interruptions, the DFE-Q V2.1 issues C/I- indications different to 'AI' (e.g. 'EI2', 'UAI') due to forged M4 bits. Therefore, selection of CRCON='1' is recommended for DFE-Q V2.1.

8 Digital Local Loops

Besides the remote loopback stimulation and the local analog loopback (C/I= ARL) the DFE-Q V2.1 features digital local loopbacks via its internal register set. The local loopbacks that are additionally provided by the LOOP register are shown in **Figure 2**. The local loops LB1, LB2 and LBBD can be activated at any time independent of the current activation status using the MON-12 protocol. Before loop DLB may be closed, the DFE-Q V2.1 must be in a transparent state, e.g. by applying C/I-command 'Data Through DT'.

Digital Local Loops




Figure 2 Loopbacks Featured by Register LOOP


9 D-Channel Arbitration

D-channel arbitration is not supported by version 2.1.

10 State Machine

Some minor changes were made regarding the state machine. The improvements are summarized and listed in [Table 7](#). See also the state diagrams in **Figure 3** (V2.1) and **Figure 4** (V1.3).

State Machine



LT_SM_2B1Q_cust.emf

Figure 3 State Diagram of V2.1

State Machine




Figure 4 State Diagram of V1.3

Table 7 Differences to LT-SM of DFE-Q V1.3

No.	V1.3 State/ Signal	Change in V2.1	Comment
1.	'Test' State	split into two states - Reset State - Test State	defined reset and test states
2.		state 'Alerting Error'	introduced for a clear separation of the normal operation state from the error condition state (which will result in a deactivation)
3.	state 'Transparent'	C/I code output in state 'Transparent' dependent on received act bit	
4.	state 'S/T Deactivated'	C/I code output in state 'S/T Deactivated' dependent on sai bit status	
5.	C/I code INT	C/I code 'INT' is not supported	INT was listed in former documents of V1.x due to an editorial fault

11 RITL/WLL Functions

RITL/WLL functions are not supported by the DFE-Q version 2.1.

12 Retrieving Coefficients

MON-8 commands with bit r=1, that were defined for former versions, are no more supported.

13 Boundary Scan Instruction Set

The Boundary-Scan instructions 'CLAMP' and 'HIGHZ' are introduced in version 2.1. The instruction 'SSP' and 'DT' are omitted since these test functions can be triggered either by the pins SSP and DT or - channel selective - by the C/I codes SSP and DT.

CLAMP allows the state of the signals included in the boundary scan driven from the PEF 24911 to be determined from the boundary scan register while the bypass register is selected as the serial path between TDI and TDO. These output signals driven from the DFE-Q V2.1 will not change while CLAMP is selected.

HIGHZ sets all output pins included to the boundary scan path into a high impedance state. In this state, an in-circuit test system may drive signals onto the connections normally driven by the DFE-Q V2.1 outputs without incurring the risk of damage to the DFE-Q V2.1.

Table 8 TAP Controller Instructions

Code	Instruction	Function
0000	EXTEST	External testing
0001	INTEST	Internal testing
0010	SAMPLE/PRELOAD	Snap-shot testing
0011	IDCODE	Reading ID code
0100	CLAMP	Reading outputs
0101	HIGHZ	Z-State of all boundary scan output pins
1111	BYPASS	Bypass operation

14 Version Update of the Boundary Scan IDCODE Register

Version	Device Code	Manufacturer Code	Output
0001	0000 0000 0111 0010	0000 1000 001	1 --> TDO

15 MON-8 AID Version Identification

On receiving the MON-8 Command RID the DFE-Q responds with the MONITOR message AID coded 8006_H.

This code is unique for version 2.1 with respect to other DFE-Q versions

16 Recognition Delay of Changes in the IOM[®]-2 Channel

The DFE-Q V2.1 has implemented a new architecture for low power consumption. Furthermore it is developed for complete compatibility in MONITOR and C/I messages. The new architecture, however, leads to changes in response times compared to former versions, that could affect the compatibility to software with rigid time-out settings.

The evaluation of changes of the incoming C/I-code takes longer than in former versions of the PEF 24911:

- Recognition of changes to unconditional commands (I.e.: to RES, SSP, LTD and DT) takes up to 2,5 msec instead of 0.25 msec in former versions
- In states 'Test' and 'Reset' recognition of changes in the C/I channel can also take up to 2,5 msec instead of 0.25 msec in former versions
- In states other than 'Reset' or 'Test' recognition of changes to all other conditional commands takes up to 0,5 ms instead of 0.25 msec in former versions

The C/I codes shall be repeated at least the times above, before the C/I code may be changed. Surveillance timers have to be set to values beyond the named times.

The MONITOR handshake procedure of the DFE-Q V2.1 conforms to the IOM[®]-2 specification, but leads to different reaction times as compared to former versions in the following cases:

- The DFE-Q V2.1 MONITOR receiver acknowledges the first byte of a monitor sequence in the third IOM[®]-2 frame or later (if for instance the double last look criterion is not fulfilled). In contrast, the former versions of the DFE-Q acknowledge the first byte of a monitor sequence in the second IOM[®]-2 frame or later.
- If the DFE-Q V2.1 is requested to return an answer, it will commence as soon as possible after reception of the MONITOR command. Former versions of the DFE-Q require one more IOM[®]-2 frame to commence.

17 MON-8 messages in State 'Reset'

The issuing of MON-8 messages has been improved in state 'Reset'

If the state 'Reset' is entered due to a hardware reset (pin $\overline{RES}=0$) the device will issue a MON-8 message AST afterwards if one of the pins ST_{xy} is high to communicate this status to the system software.

C/I-channel indication in Hardware Reset

The usage of MON-8 commands is not blocked during a Software Reset, i.e. the C/I-command RES is applied. Even while the SW-reset is activated, the relay driver pins can be programmed by the MON-8 message SETD, and the status pins can be read with RST messages or will autonomously communicate changes of the status. The device will also answer on a RID-command with a AID-message.

18 C/I-channel indication in Hardware Reset

As long as pin \overline{RES} is low, the issued C/I-code is DI (1111_b) instead of DEAC (0001_b) for all channels. After putting \overline{RES} to high the C/I-codes change to DEAC.

19 MON-8-Command PACE

Table 9 lists some minor differences of MON-8-command PACE in version V2.1 as compared to version V1.3:

Table 9 Differences to MON-8 PACE Function in V1.3

	DFE-Q V2.1	DFE-Q V1.3
Channels affected	all channels, regardless which channel PACE has been sent in	channel, which PACE has been sent in
Reset of PACE	PACA command	1. PACA command 2. deactivation 3. reset
Local Loop Testmode (C/I = 'ARL')	PACE not allowed ¹⁾	PACE allowed

¹⁾ In Local Loop Testmode (initiated by C/I-command 'ARL'), switching back and forth between PACE and PACA may cause a failure where the SAI/UA bits toggle permanently.

20 Activation with C/I-Command AR0

The polarity of the transmitted UOA-bit depends on the received C/I-command AR0 according to **Table 10**:

Hardware Reset Execution and Power-On Reset

Table 10 Activation with C/I-Command AR0

	DFE-Q V2.1	DFE-Q V1.3
Activation with AR0	sets UOA-bit to binary 1	sets the UOA to the same value as the received SAI bit. After deactivation and subsequent activation the UOA-bit is set to binary 0 until a valid SAI-bit is received.

Note: This means, that C/I-inputs AR, ARX and AR0 command the new DFE-Q V2.1 to set the issued UOA-bit to binary 1. Thus, unintended deactivation of the downstream NT-device is avoided during all activation procedures.

21 **Hardware Reset Execution and Power-On Reset**

In contrast to former versions of the DFE-Q, a hardware reset to the DFE-Q V2.1 by $\overline{\text{RES}} = '0'$ takes effect immediately and requires no clocks on IOM-2. However, the DFE-Q V2.1 must be supplied with 15.36 MHz masterclock on pin CL15. The end of reset execution is delayed internally for 900 μs .

Infineon goes for Business Excellence

“Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction.”

Dr. Ulrich Schumacher

<http://www.infineon.com>

Published by Infineon Technologies AG