

TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


MAY 1983—REVISED NOVEMBER 1985

- 262,144 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Upward Pin Compatible with TMS4164 (64K Dynamic RAM)
- Performance Ranges:


DEVICE	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMS4256-12 TMS4257-12	120 ns	60 ns	230 ns
TMS4256-15 TMS4257-15	150 ns	75 ns	260 ns
TMS4256-20 TMS4257-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- Operations of the TMS4256/TMS4257 Can Be Controlled by TI's THCT4502 Dynamic RAM Controller
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page ('4256) or Nibble-Mode ('4257) Options for Faster Access Operation
- Power Dissipation As Low As
 - Operating . . . 275 mW (Typ)
 - Standby . . . 12.5 mW (Typ)
- $\overline{\text{RAS}}$ -Only Refresh Mode
- Hidden Refresh Mode

N PACKAGE
(TOP VIEW)



FM PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0-A8	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Mode
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges

description

The '4256 and '4257 are high-speed, 262,144-bit dynamic random-access memories, organized as 262,144 words of one bit each. They employ state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

4

Dynamic RAMs

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

Copyright © 1985, Texas Instruments Incorporated

4-75

TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

These devices feature maximum $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The '4256 and '4257 are offered in 16-pin plastic dual-in-line and 18-lead plastic chip carrier packages. They are guaranteed for operation from 0°C to 70°C . The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

4

Dynamic RAMS

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits *without a pull-up resistor*. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits *without a pull-up resistor*. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive CAS-before-RAS refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh


Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TMS4256)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{\text{w}}(\text{RL})$, the maximum $\overline{\text{RAS}}$ low pulse duration.

nibble mode (TMS4257)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{\text{a}}(\text{C})$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:




In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power-up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.


TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 16-pin dual-in-line package.

functional block diagram



4

Dynamic RAMs

TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin including V_{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS} .

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{DD} Supply voltage	4.5	5	5.5	V
V_{SS} Supply voltage		0		V
V_{IH} High-level input voltage	2.4		6.5	V
V_{IL} Low-level input voltage (see Note 2)	-1		0.8	V
T_A Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4256-12 TMS4257-12			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			± 10 μA
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10 μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open			65 78 mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open			2.5 4.5 mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, Output open			45 60 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open			35 48 mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open			32 44 mA

4

Dynamic RAMs

PARAMETER	TEST CONDITIONS	TMS4256-15 TMS4257-15			TMS4256-20 TMS4257-20			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			± 10			± 10 μA	
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			± 10 μA	
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open			55	68	45	58	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open			2.5	4.5	2.5	4.5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, Output open			40	53	35	48	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open			30	43	25	35	mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open			27	39	22	32	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		TYP [†]	MAX	UNIT
C _{I(A)}	Input capacitance, address inputs	4	7	pF
C _{I(D)}	Input capacitance, data input	4	7	pF
C _{I(RC)}	Input capacitance strobe inputs	4	8	pF
C _{I(W)}	Input capacitance, write enable input	4	8	pF
C _O	Output capacitance	5	10	pF

[†]All typical values are at T_A = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
			MIN	MAX	
t _{a(C)}	Access time from \overline{CAS} t _{RLCL} ≥ MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	60		ns
t _{a(R)}	Access time from \overline{RAS} t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}	120		ns
t _{dis(CH)}	Output disable time after \overline{CAS} high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from \overline{CAS} t _{RLCL} ≥ MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75		100		ns
t _{a(R)}	Access time from \overline{RAS} t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}	150		200		ns
t _{dis(CH)}	Output disable time after \overline{CAS} high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	30	0	35	ns

4

Dynamic RAMs

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
		MIN	MAX	
$t_C(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_C(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165		ns
$t_C(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_C(W)$ Write cycle time	t_{WC}	230		ns
$t_C(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

Timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
		MIN	MAX	
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRHL} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high ¹	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low ¹	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low ¹	t_{RPC}	20		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	120		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

¹ \overline{CAS} -before- \overline{RAS} refresh only.

4

Dynamic RAMs

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	190		245		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	305		370		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†] All cycle times assume $t_t = 5$ ns.

[‡] In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page-mode read-modify-write also.

[§] In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TMS4256-15		TMS4256-20		UNIT
		TMS4257-15		TMS4257-20		
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4257-12		TMS4257-15		TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4257-12		TMS4257-15		TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _{w(ICLN)} Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _{w(CHN)} Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _{w(CRWN)} Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su(WCHN)} Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		


4

Dynamic RAMs

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read cycle timing


4
Dynamic RAMs



TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


write cycle timing

4
Dynamic RAMs




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from $\overline{\text{CAS}}$ ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

page-mode write cycle timing




NOTE 5: A read cycle or a read modify write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

ribble-mode read-modify-write-cycle timing



TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


RAS-only refresh cycle timing



4

Dynamic RAMS

hidden refresh cycle timing



automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing

