


II-VI



FPD7612P70

# Low-Noise High-Frequency Packaged pHEMT

## GENERAL DESCRIPTION

The FPD7612P70 is a low parasitic, surface mountable packaged depletion mode pseudomorphic High Electron Mobility Transistor (pHEMT) optimized for low noise, high frequency applications.



**100% RoHS  
Compliant**

## Key Characteristics

- 22dBm Output Power (P1dB)
- 21dB Gain at 1.85GHz
- 0.5dB Noise Figure at 1.85GHz
- 30dB Output IP3 at 1.85GHz
- 45% Power-Added Efficiency at 1.85GHz
- Usable Gain to 24GHz

## Applications

- Gain blocks and medium power stages
- WiMax (2GHz to 11GHz)
- WLAN 802.11a (5.8GHz)
- Point-to-Point Radio (to 18GHz)

# Low-Noise High-Frequency Packaged pHEMT

## Typical Performance

### SPECIFICATION

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
P <sub>1dB</sub> Gain Compression	P <sub>1dB</sub>		20		dBm	V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA
Power-Added Efficiency	PAE		45		%	V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA, P <sub>OUT</sub> =P1dB
Maximum Stable Gain ( S <sub>21</sub> /S <sub>12</sub>  )	MSG		14			V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA, f=12GHz
			10			V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA, f=18GHz
Small-Signal Gain	SSG	19	21		dB	V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA
Output Third-Order Intercept Point	OIP <sub>3</sub>		30		dBm	V <sub>DS</sub> =5V, I <sub>DS</sub> =30mA, P <sub>OUT</sub> =10dBm SCL
Saturated Drain-Source Current	I <sub>DSS</sub>	45	60	75	mA	V <sub>DS</sub> =1.3V, V <sub>GS</sub> =0V
Maximum Drain-Source Current	I <sub>MAX</sub>		120		mA	V <sub>DS</sub> =1.3V, V <sub>GS</sub> =+1V
Transconductance	G <sub>M</sub>		80		mS	V <sub>DS</sub> =1.3V, V <sub>GS</sub> =0V
Gate-Source Leakage Current	I <sub>GSO</sub>		1	10	μA	V <sub>GS</sub> =-5V
Pinch-Off Voltage	V <sub>P</sub>	0.7	1.0	1.2	V	V <sub>DS</sub> =1.3V, I <sub>DS</sub> =0.2mA
Gate-Source Breakdown Voltage	B <sub>VGS</sub>	12	14		V	I <sub>GS</sub> =0.2mA
Gate-Drain Breakdown Voltage	B <sub>VGD</sub>	14.5	16		V	I <sub>DS</sub> =0.2mA
Thermal Resistivity	θ <sub>JC</sub>		335		°C/W	
Noise Figure	NF		0.5		dB	V <sub>DS</sub> =5V, I <sub>DS</sub> =15mA

Note: T<sub>AMBIENT</sub>=22°C

## Absolute Maximum Ratings<sup>1</sup>

PARAMETER	TEST CONDITIONS	ABSOLUTE MAXIMUM
Drain-Source Voltage (V <sub>DS</sub> )	-3V < V <sub>GS</sub> < -0.5V	8V
Gate-Source Voltage (V <sub>DS</sub> )	0V < V <sub>DS</sub> < +8V	-3V
Drain-Source Current (I <sub>DS</sub> )		I <sub>DSS</sub>
Gate Current (I <sub>G</sub> )	Forward or reverse current	5mA
RF Input Power <sup>2</sup> (P <sub>IN</sub> )	Under any acceptable bias state	16dBm
Channel Operating Temperature (T <sub>CH</sub> )	Under any acceptable bias state	175°C
Storage Temperature (T <sub>STOR</sub> )	Non-Operating Storage	-40°C to 150°C
Total Power Dissipation (P <sub>TOT</sub> )	See De-Rating Note below	450mW
Simultaneous Combination of Limits <sup>3,4</sup>	2 or more max. limits	80%

Notes:

<sup>1</sup>T<sub>AMBIENT</sub>=22°C unless otherwise noted; exceeding any one of these absolute maximum ratings may cause permanent damage to the device.

<sup>2</sup>Max. RF input limit must be further limited if input VSWR>2.5:1.

<sup>3</sup>Users should avoid exceeding 80% of 2 or more Limits simultaneously.

<sup>4</sup>Total Power Dissipation (P<sub>TOT</sub>) defined as (P<sub>DC</sub>+P<sub>IN</sub>)-P<sub>OUT</sub>, where P<sub>DC</sub>: DC Bias Power,

P<sub>IN</sub>: RF Input Power, P<sub>OUT</sub>: RF Output Power.

Total Power Dissipation to be de-rated as follows above 22°C: P<sub>TOT</sub>=0.45-(1/RθJC)xT<sub>PACK</sub>, where

T<sub>PACK</sub>=source tab lead temperature above 22°C. Example: For a 65°C carrier temperature: P<sub>TOT</sub>=450mW-(3x(65-22))=321mW

# Low-Noise High-Frequency Packaged pHEMT

## Biasing Guidelines

Active bias circuits provide good performance stabilization over variations of operating temperature, but require a larger number of components compared to self-bias or dual-biased. Such circuits should include provisions to ensure that Gate bias is applied before Drain bias, otherwise the pHEMT may be induced to self-oscillate.

Dual-bias circuits are relatively simple to implement, but will require a regulated negative voltage supply for depletion-mode devices such as the FPD7612P70.

For standard Class A Operation, a 50% of IDSS bias point is recommended. A small amount of RF gain expansion prior to the onset of compression is normal for this operating point. Note that pHEMTs, since they are "quasi-E/D mode" devices, exhibit a Class AB trait when operated at 50% of IDSS. To achieve a larger separation between P1dB and IP3, an operating point in the 25% to 33% range is suggested. Such Class AB operation will not degrade the IP3 performance.




**Caution!** ESD sensitive device

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.


RoHS status based on EUDirective2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by II-VI Compound Semiconductors Ltd for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of II-VI Compound Semiconductors Ltd. II-VI Compound Semiconductors Ltd reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

## Tape and Reel Dimensions and Part Orientation



DIMENSIONS ARE IN mm




### Product Marking

- The device is marked ABC where:-
  - A = Product type
  - B = Week code
  - C = Year code

- Terminal tape = 40mm (min.)
- Leader tape with empty Cavities = 350mm (min.)
- Trailer tape with empty Cavities = 160mm (min.)
- Devices per reel = 1000

# Low-Noise High-Frequency Packaged pHEMT

## P70 Package Outline and Recommended PC Board Layout



### Preferred Assembly Instructions

This package is compatible with both lead free and leaded solder reflow processes as defined within IPC/JEDEC J-STD-020C. The maximum package temperature should not exceed 260°C. Package leads are gold plated.

### Handling Precautions

To avoid damage to the devices, care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing.



### ESD/MSL Rating

These devices should be treated as Class 0B (125V to <250V) using the human body model as defined in JEDEC Standard No. JS-001. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

The device has an MSL rating of Level 1. To determine this rating, preconditioning was performed to the device per the Pb-free solder profile defined within IPC/JEDEC J-STD-020, moisture/reflow sensitivity classification for non-hermetic solid state surface mount devices.

### Reliability

An MTTF of in excess of 4 million hours at a channel temperature of 150°C is achieved for the process used to manufacture this device.

### Disclaimers

This product is not designed for use in any space based or life sustaining/supporting equipment.

### Ordering Information

DELIVERY QUANTITY	ORDERING CODE
Reel of 1000	FPD7612P70
Reel of 100	FPD7612P70 - 100
Bag of 3	FPD7612P70 - 003