

LMX3161 Single Chip Radio Transceiver

General Description

The LMX3161 Transceiver is a monolithic, integrated radio transceiver optimized for use in the Digital Enhanced Cordless Telecommunications (DECT) system. It is fabricated using National's ABiC V BiCMOS process ($f_T = 18 \text{ GHz}$).

The LMX3161 contains both transmit and receive functions. The transmitter includes a 1.1 GHz phase locked loop (PLL), a 2.0 GHz frequency doubler, and a high frequency buffer. The receiver consists of a 2.0 GHz low noise mixer, an intermediate frequency (IF) amplifier, a high gain limiting amplifier, a frequency discriminator, a received signal strength indicator (RSSI), and an analog DC compensation loop. The PLL, doubler, and buffers can be used to implement open loop modulation. The RSSI output may be used for channel quality monitoring. The circuit features on-board voltage regulation to allow supply voltages from 3.0V to 5.5V. An additional voltage regulator on the LMX3161 provides a stable supply source to external discrete stages in the Rx and Tx chains.

The IF amplifier, high gain limiting amplifier, and discriminator are optimized for 110 MHz operation, with a total IF gain of 85 dB. The single conversion receiver architecture provides a low cost, high performance solution for communications systems.

The Single Chip Radio Transceiver is available in a 48-pin 7mm X 7mm X 1.4mm PQFP surface mount plastic package.


ADVANCE INFORMATION

Features

- Single chip solution for DECT RF transceiver
- RF sensitivity to −93 dBm; RSSI sensitivity to −100 dBm
- Two regulated voltage outputs for discrete amplifiers
- High gain (85 dB) intermediate frequency strip
- Allows unregulated 3.0V-5.5V supply voltage range
- Power down mode for increased current savings
- System noise figure 6.5 dB (typ)

Applications

- Digital Enhanced Cordless Telecommunications (DECT)
 Applications:
 - Residential Cordless
 - Wireless PABX
 - Wireless LAN
 - Radio Local Loop
 - Public Access




TL/W/12815~1

This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.

http://www.national.com

LMX3161 Pin Diagram



TL/W/12815-2

Pin No.	Pin Name	1/0	Description
1	V _{CC}	_	Power supply for CMOS section of PLL and ESD bussing. Connect to VBAT (see Note 1).
2	MIXEROUT	0	IF output signal of the mixer.
3	V _{CC}	_	Power supply voltage input to mixer. Connect to VBAT (see Note 1).
4	GND		Ground.
5	RFIN	ı	RF input to the mixer.
6	GND	_	Ground for the mixer.
7	Tx V _{REG}	0	Supply voltage to external gain stage.
8	v _{cc}	_	Power supply voltage input to analog sections of doubler/PLL. Connect to VBAT (see Note 1).
9	GND		Ground.
10	Tx _{OUT}	0	Frequency Doubler output.
11	GND		Ground.
12	V _{CC}	_	Power supply voltage input to analog sections of doubler/PLL. Connect to VBAT (see Note 1).
13	GND	_	Ground for analog sections of doubler/PLL.
14	GND		Ground.
15	f _{IN}	ı	RF Input to doubler and PLL.
16	CE	I	Chip Enable. LOW powers down entire part. Before taking HIGH all MICROWIRE™ instructions should be loaded for R, N, F latches. Taking CE HIGH will power up the appropriate chip blocks depending on the state of bits F6, F7, F11, and F12. The CE state change will also load the PLL N and R counters to the programmed divide ratios.

LMX3161 Pin Diagram (Continued)

Pin No.	Pin Name	1/0	Description
17	V _P		Power supply for charge pump.
18	D _o	0	Internal charge pump output. For connection to a loop filter to provide the tuning voltage of an external VCO.
19	Vcc		Power supply input for CMOS section of PLL and ESD bussing. Connect to VBAT (see Note 1).
20	GND		Ground for CMOS section of PLL and ESD bussing.
21	Out 0	0	Programmable CMOS output (see Programmable Modes).
22	Out 1/Rx PD	1/0	Programmable CMOS output or can be used for hardwire receiver power down (see Programmable Modes).
23	Out 2/Tx PD	1/0	Programmable CMOS output or can be used for hardwire transmitter power down (see Programmable Modes).
24	PLL PD	1	PLL PD = LOW for PLL normal operations. PLL PD = HIGH for PLL power saving.
25	Clock	ı	High impedance CMOS input with Schmitt Trigger.
26	Data	1	Binary serial data input. Data entered MSB first. High impedance CMOS input with Schmitt Trigger.
27	LE	1	Load enable input. High impedance CMOS input with Schmitt Trigger.
28	OSCIN	1	Oscillator input. CMOS input with self bias 100 k Ω feedback.
29	SField	ł	DC compensation circuit enable. While LOW, the DC compensation circuit is enabled, and the threshold level (stored by an external capacitor) is updated through the DC compensation loop. While HIGH, the switch is opened, and the comparator threshold level is held by the external capacitor.
30	RSSI _{OUT}	0	Voltage output of the received signal strength indicator (RSSI).
31	Thresh	0	Threshold level to external comparator. An external parallel capacitor holds the threshold level.
32	DC COMPIN	1	Input to DC compensation circuit.
33	DISCOUT	0	Demodulated output of discriminator.
34	GND		Ground for discriminator circuit.
35	Vcc	_	Power supply input to discriminator circuit. Connect to VBAT (see Note 1).
36	QUADIN	ı	Quadrature input for tank circuit.
37	Vcc	-	Power supply input to limiter output stage. Connect to VBAT (see Note 1).
38	GND	_	Ground for limiter output stage.
39	V _{CC}		Power supply input for limiter gain stages. Connect to VBAT (see Note 1).
40	GND	_	Ground for ESD bussing.
41	V _{CC}		Power supply input for IF amplifier gain stages. Connect to VBAT (see Note 1).
42	LIMIN	ı	IF input to the limiter.
43	GND	T —	Ground for limiter gain stages.
44	IFOUT	0	IF output to bandpass filter.
45	V _{CC}	_	Power supply input for IF amplifier output. Connect to VBAT (see Note 1).
46	GND	_	Ground for IF amplifier.
	IFIN	1	IF input to IF amplifier.
47	i iN		in input to it ampointed

Note 1. VBAT is typically filtered before connecting to the device.

Absolute Maximum Ratings (Notes 1, 2)

Power Supply Voltage (V_{CC}) -0.3V to +6.5V -0.3V to +6.5V

V_P
Voltage on Any Pin with

GND = $0V(V_1)$ $-0.3V \text{ to } V_{CC} + 0.3V$

Storage Temperature Range (Ts) -65°C to +150°C

Lead Temp. (solder, 4 sec)(T_L) +260°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2 KeV and is ESD sensitive. Handling and assembly of this device should only be done at ESD workstations.

Recommended Operating Conditions

Supply Voltage (V_{CC})

3.0V to 5.5V V_{CC} to 5.5V

Operating Temperature (T_A)

-10°C to +70°C

Electrical Characteristics

The following specifications are guaranteed for V_{CC} = 3.6V and T_A = 25°C unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Rx I _{CC}	Receive Mode Current Consumption	Tx PLL Powered Down		46		mA
Tx I _{CC}	Transmit Mode Current Consumption	Rx PLL Powered Down		27		mA
PLLICC	PLL Current	Rx, Tx Powered Down		6		mA
IPD	Power Down Current	Tx, Rx, PLL Off		20		μА
far	RF Frequency Range		1.7		2.0	GHz
f _{IF}	IF Input Frequency (Note 1)			110		MHz
MIXER		f _{IN} = 1.9 GHz, f _{IF} = 110 M	/Hz, f _{LO}	≈ 1800 MHz (f	IN = 900 I	MHz)
NF	Single Side Band Noise Figure	(Notes 2, 3)		10		dB
G _C	Conversion Gain	(Note 2)		15		₫B
OIP3	Output Intercept Point	(Note 2)		5		dBm
Z _{RF IN}	RF _{IN} Impedance			13-j10		Ω
ZMIXEROUT	MIXER _{OUT} Impedance			160-j65		Ω
f _{IN} -RF	f _{IN} to RF Isolation	f _{IN} = 900 MHz		30		dB
		f _{IN} = 1800 MHz		30		dB
		f _{IN} = 2700 MHz		30		dB
f _{IN} -IF	f _{IN} to IF Isolation	f _{IN} = 900 MHz		30		dB
		f _{IN} = 1800 MHz		30		dB
		f _{IN} = 2700 MHz		30		dB
RF-IF	RF to IF Isolation	RFP _{IN} = 0 to -85 dBm		30		dB

Electrical CharacteristicsThe following specifications are guaranteed for $V_{CC}=3.6V$ and $T_A=25^{\circ}C$ unless otherwise specified (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IF AMPLIFIE	R	f _{IN} = 110 MHz				
NF	Noise Figure			8		dB
Av	Gain			25		₫B
Z _{IN}	Input Impedance			150-j400		Ω
Z _{OUT}	Output Impedance			190-j20		Ω
IF LIMITER		f _{IN} = 110 MHz			500 1.7 0.4 1.8	
Sens	Limiter/Disc. Sensitivity	BER = 10-3		65		dBm
IFIN	IF Limiter Input Impedance			100-j320		Ω
V _{max}	Maximum Input Voltage Level				500	mV₽₽
DISCRIMINA	TOR	f _{IN} = 110 MHz			-	•
	Disc Gain (mV/° of Phase Shift	1X Mode		10		mV/°
	from Tank Circuit)	3X Mode		33		mV/°
V _{OUT}	Discriminator Output Peak to Peak Voltage	3X Mode (Note 4)		400		mV
Vos	Disc. Output DC Voltage	Nominal (Note 5)	1.4		1.7	٧
DISCOUT	Disc. Output Impedance			1000		Ω
RSSI (Note 6))	f _{IN} = 110 MHz				
RSSI	RSSI Dynamic Range	P _{IN MIN} = -100 dBm	70	80		dB
RSSIOUT	RSSI Output Voltage	Pin = -85 dBm @ IF Amp Input	0	0.25	0.4	>
		Pin = 0 dBm @ IF Amp Input	1.15	1.5	1.8	٧
	RSSI Slope	Pin = -90 to -30 dBm	11	20		mV/dB
DC COMPEN	SATION SAMPLE AND HOLD CIRCUIT					
Vos	Input Offset Voltage			3		mV
V _{I/O}	Input/Output Voltage Swing	Centered at 1.5V		1.0		V _{PP}
R _{SH}	Sample and Hold Resistor		2.2		3.4	kΩ
D _V	Threshold Input Voltage Droop	C _{hold} = 2700 pF		1		mV/ms

Electrical Characteristics

The following specifications are guaranteed for V_{CC} = 3.6V and T_A = 25°C unless otherwise specified (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
FREQUENC	CY SYNTHESIZER	Pf _{IN} =14 to −9 dBm	·			
f _{IN}	Operating Frequency		500		1200	MHz
fosc	Oscillator Frequency		5		20	MHz
Vosc	Oscillator Sensitivity		0.5	1.0		V _{PP}
Do-source	Charge Pump Output Current	$V_{do} = V_P/2$, $I_{cpo} = LOW$ (Note 7)		-1.5	_	mA
I _{Do-sink}		V _{do} = V _P /2, I _{cpo} = LOW (Note 7)		1.5		mA
1 _{Do-source}		V _{do} = V _P /2, I _{cpo} = HIGH (Note 7)		-6.0		mA
I _{Do-sink}		V _{do} = V _P /2, I _{cpo} = HIGH (Note 7)		6.0	·	mA
I _{Do-Tri}		$0.5 \le V_{d0} \le V_{P} - 0.5$ $T_{A} = 25^{\circ}C$	-1.0	0.1	1.0	nA
V _{OH}	High-Level Output Voltage	I _{OH} = -1.0 mA	V _{CC} −0.4			٧
V _{OL}	Low-Level Output Voltage	I _{OL} = 1.0 mA			0.4	٧
VIH	High-Level Input Voltage		V _{CC} -0.8		·	٧
V _{IL}	Low-Level Input Voltage				8.0	٧
I _{IN}	Input Current	GND < V _{IN} < V _{CC}	-1.0		1.0	mA
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns
t _{CWH}	Clock Pulse Width High	See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns
tES	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns
t _{EW}	Load Enable Pulse Width	See Data Input Timing	50			ns
FREQUENC	CY DOUBLER	$f_{IN} = 945 MHz$, $f_{OUT} = 1.89 GHz$				
f _{IN}	Input Frequency Range		885		950	MHz
PŧN	Input Signal Level	Z _{IN} = 200Ω (Note 8)		-11.5		dBm
Z _o	Output Impedance			30		Ω
	Fundamental Output Power	$P_{IN} = -11.5 dBm, f_{OUT} = 945 MHz$		-20		dBm
	3rd Harmonic Output Power	$P_{IN} = -11.5 \text{ dBm}, f_{OUT} = 2.835 \text{ GHz}$		-20		dBm
Роит	Output Power	$P_{IN} = -11.5 \text{ dBm}, f_{OUT} = 1.89 \text{ GHz}$	-10	-5		dBm
VOLTAGE	REGULATOR					
v _o	Output Voltage	I _{LOAD} = 5 mA	2.65	2.75	2.85	V
$\Delta V_{IN}/\Delta V_{O}$	Ripple Rejection			TBD		dB

Note 1: The IF section of this device is designed for optimum operating performance at 110 MHz to meet the DECT specifications.

Note 2: There was no matching network used on RF_{IN}. The matching circuit used on Mixer Out consisted of a series 150 nH inductance and a shunt 15 pF capacitance into the pin.

Note 3: Noise Figure measurements were made with a BPF on the input and matching networks on RF In and Mixer Out.

Note 4: The discriminator is in 3X mode with the DC level centered at 1.5V. The unloaded Q of the tank is 40.


Note 5: Nominal refers to zero DC offsets programmed for the discriminator.

Note 6: Dependent on loss of inter stage filter. These specifications are for an interstage filter with a loss of 8 dB.

Note 7: See programmable modes for lcpo description.

Note 8: Tested in a 50Ω environment.

Serial Data Input Timing



TL/W/12815-3

Notes: Parenthesis data indicates programmable reference divider data.


Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V_{CC}/2. The test waveform has an edge rate of 0.6V/ns.

PLL Functional Description

The simplified block diagram below shows the 20-bit data register, 18-bit F latch, 12 bit N counter, and 6 bit R counter.



TL/W/12815-4

The data stream is clocked on the rising edge of LE into the DATA input, MSB first. The last two bits are the control bits. DATA is transferred into the counters as follows:

Соп	trol Bits	DATA Location
C1	C2	DATA ECCEUCIT
0	0	N Counter
0	1	R Counter
1	х	F Latch

X = Don't Care

Programmable Divider (N Counters)

The N counter consists of the 6-bit swallow counter (A counter) and the 6-bit programmable counter (B counter). When the control bits are "00" data is transferred from the 20-bit shift register into two 6-bit latches. One latch sets the A counter while the other sets the B counter, MSB first. Serial data format is shown below.

LSB													MSB						
C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	Х	Х	Х	Х	х	Х

Control Bits

Divide Ratio of Programmable Divider, N

Don't Care

6-Bit Swallow Counter Divide Ratio (A Counter)

Divide Ratio A	N6	N5	N4	N3	N2	N1
0	0	0	0	0	0	0
1	0	0	0	0	0	1
*	*	*	•	*	*	*
63	1	1	1	1	1	1

Notes: Divide ratio: 0 to 63

B≥A

6-Bit Programmable Counter Divide Ratio (B Counter)

Divide Ratio B	N12	N11	N10	N9	N8	N7
3	0	0	0	0	1	1
4	0	0	0	1	0	0
*	*	*	*	*	*	•
63	1	1	1	1	1	1

Notes: Divide ratio: 3 to 63

B ≥ A

Programmable Reference Dividers (R Counters)

If the control bits are "01" data is transferred from the 20-bit shift register into a latch which sets the 6-bit R counter. Serial data format is shown below.

LSB						MS	SB												
C1	C2	R1	R2	R3	R4	R5	R6	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	х

Control Bits

Divide Ratio of Reference Divider

Don't Care

Divide Ratio R	R6	R5	R4	R3	R2	R1
3	0	0	0	0	1	1
4	0	0	0	1	0	0
•	•	•	*	*		*
63	1	1	1	1	1	1

Note: Divide ratio: 3 to 63

Pulse Swallow Function

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

Output frequency of external voltage controlled oscillator (VCO) f_{vco}:

Preset divide ratio of binary 6-bit programmable counter (3 to 63) Preset divide ratio of binary 6-bit swallow counter (0 \leq A \leq P, A \leq B) A:


Output frequency of the external reference frequency oscillator fosc:

Preset divide ratio of binary 6-bit programmable reference counter (3 to 63)

Preset modulus of dual modulus prescaler (32 or 64) P:

Receiver Functional Description

The simplified block diagram below shows the mixer, IF amplifier, limiter, and discriminator. In addition, the DC compensation circuit, doubler, and voltage regulator for external LNA are shown. The limiter output is coupled on chip into the QUAD_{IN} pin through a 1 pF capacitor. The receiver can be powered down through programmable control (see Programmable Modes).




TL/W/12815-5

Note: Receiver power down can be controlled by software through the F Latch or hardwire through the Rx PD pin. This is determined by the state of F11 and F12 (see Programmable Modes). The quadrature tank circuit connected to the QUAD_{IN} pin requires a DC bias which is the same as that connected to the discriminator power supply pin (Pin 35).

Transmitter Functional Description

The simplified block diagram below shows the doubler and voltage regulator for external transmit gain stage. The transmitter can be powered down through programmable control (see Programmable Modes).



TL/W/12815-6

Note: Transmitter power down can be controlled by software through the F Latch or hardwire through the Tx PD pin. This is determined by the state of F11 and F12 (see Programmable Modes).

Programmable Function Latch (F Latch)

If the control bits are "1X" data is transferred from the 20-bit shift register into the 18-bit F latch. Serial data format is shown below.

LSB																			MSB
C1	C2	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16	F17	F18

Control Bits

Programmable Modes

Several modes of operation can be programmed with the function register bits F1-F18, including the phase detector polarity, charge pump TRI-STATE® and CMOS outputs. In addition, software or hardwire power down modes may be selected with bits F11 and F12. The programmable modes are latched in when the control bits are: C1 = 1, C2 = X on the rising edge of LE. Truth tables for the programmable modes are shown in Tables I-III.

TABLE I. Programmable Modes

F1	Prescaler Modulus Select (32/64)			
F2	Phase Detector Polarity			
F3	Charge Pump Current			
F4	Charge Pump TRI-STATE			
F5	Reserved			
F6	Receive Section Power Down			
F 7	Transmit Section Power Down			
F8	Out 0 CMOS Output			
F9	Out 1 CMOS Output/Receive Section Power Control Input			
F10	Out 2 CMOS Output/Transmit Section Power Control Input			
F11	Mode Select. See Mode Select Table			
F12	Mode Select. See Mode Select Table			
F13	Demodulator Gain 1X/3X			
F14	Demodulator DC Level Shift ±			
F15	Demodulator DC Level Shift of 1.000V			
F16	Demodulator DC Level Shift of 0.500V			
F17	Demodulator DC Level Shift of 0.250V			
F18	Demodulator DC Level Shift of 0.125V			

Functional Description

F1	Pre-scaler modulus select. LOW selects 32/33 and HIGH selects 64/65.			
F2	Phase Detector Polarity. F2 is used to reverse the polarity of the phase detector. Depending upon V _{CO} characteristics, F2 should be set accordingly: When VCO characteristics are positive, F2 should be set HIGH; When VCO characteristics are negative, F2 should be set LOW.			
F3	Charge pump current. LOW selects low charge pump current (1X I _{cpo}). High selects HIGH charge pump current (4X I _{cpo}).			
F4	Charge Pump TRI-STATE.			
F5	Reserved			
F6-F7	Power down. When F11 = 0 and F12 = 0, F6 controls the state of the receive section and F7 controls the state of the transmit section. A LOW powers up the section while a HIGH powers down the section.			
F8-F10	CMOS Outputs. When in the MICROWIRE control power down mode (F11 = 0, F12 = 0), F8, F9 and F10 sets the state of Out 0 (pin 20), Out 1 (pin 22) and Out 2 (pin 23) respectively.			
F11-F12	Power Down Mode Control. See Table III.			
F13	Demodulator Output Gain Control. LOW sets the 1X gain mode and HIGH sets the 3X gain mode.			
F14-F18	Demodulator Output DC Level Shifting. F14 selects the level shifting polarity, LOW sets negative polarity and HIGH sets positive polarity. F15–F18 sets the level of DC shift with a HIGH. LOW corresponds to no shift.			

TABLE II. Mode Select Truth Table

	F1	F2	F3	F4	F6-F7	F8-F10
	Pre-scaler Mod.	Phase Det. polarity	I _{cpo}	D _o TRI-STATE	Power Down Modes	CMOS Outputs
0	32/33	Negative	1X Mode (LOW)	Normal Operation TRI-STATE	Powered Up	LOW
1	64/65	Positive	4X Mode (HIGH)		Powered Down	HIGH

TABLE IIIa. Power Down Modes

Function	F12	F11
Software Control (Note 1)	0	0
Test Mode (See Note 2)	0	1
Test Mode (See Note 2)	1	0
Hardwire Power Down (Note 1)	1	1


Note 1: PLL power control is a hardwire power down regardless of Power Down Modes.

Note 2: Not used in application.


TABLE IIIb. Power Control Modes

		High	Low
Software Control	F6	Receiver Off	Receiver On
	F7	Transmitter Off	Transmitter On
Hardwire Control	Rx PD (Pin 22)	Receiver On	Receiver Off
	Tx PD (Pin 23)	Transmitter On	Transmitter Off
PLL Control	PLL PD	PLL Off	PLL On

Typical Application Block Diagram



DECT System Calculation for 3.6V Operation



TL/W/12815-11

Note: Assumes 50 dB attenuation of interferer by the SAW filter and 8 dB attenuation by the LC (interstage) filter. Cascaded totals in Input IP3 are calculated at the output of the interstage filter.

Application Information




FIGURE 1. Conventional PLL Architecture

TL/W/12815-8

Loop Gain Equations

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K_{φ}) , the VCO gain (K_{VCO}/s) , and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in *Equation 2*.




FIGURE 2. PLL Linear Model




FIGURE 3. Passive Loop Filter

PASSIVE LOOP FILTER

Open loop gain = H(s) G(s) =
$$\Theta i/\Theta e = K_{\phi} Z(s)K_{vco}/Ns$$
 (1)

$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2(C1 \cdot C2 \cdot R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2} \tag{3a}$$

and

$$T2 = R2 \bullet C2 \tag{3b}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω , the filter time constants T1 and T2, and the design constants K_{ϕ} , K_{vco} , and N.

$$G(S) \bullet H(S) \bigg|_{S = j \bullet \omega} \frac{-K_{\phi} \bullet K_{VCO}(1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{72}$$
(4)

From *Equation 3* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation 5*.

$$\phi(\omega) = \tan^{-1}(\omega \bullet 72) - \tan^{-1}(\omega \bullet 71) + 180^{\circ}$$
 (5)

TL/W/12815-10