

Military Bipolar Memory Products

Product Specification

DESCRIPTION

The 82S23B and 82S123B are field-programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The 82S23B and 82S123B devices are supplied with all outputs at a logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for memory expansion. They feature either Open collector or 3-State outputs for optimization of word expansion in bused organizations.

FEATURES

- Address access time: 30ns max
- Input loading: $-150\mu\text{A}$ max
- On-chip address decoding
- One chip enable input
- Output options:
 - 82S23B: Open collector
 - 82S123B: 3-State
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion


ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Ceramic Dual-In-Line 300mil-wide	82S23B/BEA, 82S123B/BEA
16-Pin Ceramic FlatPack	82S23B/BFA, 82S123B/BFA


ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	+7	V_{DC}
V_I	Input voltage	+5.5	V_{DC}
V_O	Output voltage High (82S23)	+5.5	V_{DC}
$V_{O\bar{}}$	Output voltage Off-State (82S123)	+5.5	V_{DC}
T_A	Operating temperature range	-55 to +125	$^{\circ}\text{C}$
T_{STG}	Storage temperature range	-65 to +150	$^{\circ}\text{C}$

PIN CONFIGURATION



BLOCK DIAGRAM



256-Bit TTL Bipolar PROM (32 × 8)

82S23B, 82S123B

DC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
			Min	Typ ⁵	Max	
Input voltage						
V_{IL}^7 V_{IH}^7 V_{IK}	Low High Clamp	$V_{CC} = 4.5\text{V}$, $I_I = -18\text{mA}$	2.0		0.8 -1.2	V V V
Output voltage						
V_{OL} V_{OH}	Low High (82S123B)	$\overline{CE} = \text{Low}$ $I_O = 16\text{mA}$ $V_{CC} = 4.5\text{V}$, $I_O = -2\text{mA}$	2.4		0.5	V V
Input current						
I_{IL} I_{IH1} I_{IH2}	Low High High	$V_{CC} = 5.5\text{V}$ $V_I = 0.45\text{V}$ $V_I = 2.7\text{V}$ $V_I = 5.5\text{V}$			-150 25 40	μA μA μA
Output current						
I_{OLK} I_{OZ} I_{OS}	Leakage (82S23B) Hi-Z state (82S123B) Short circuit (82S123B) ³	$V_{CC} = 5.5\text{V}$ $\overline{CE} = \text{High}$, $V_O = 5.5\text{V}$ $\overline{CE} = \text{High}$, $V_O = 5.5\text{V}$ $\overline{CE} = \text{High}$, $V_O = 0.4\text{V}$ $V_{CC} = 5.5\text{V}$, $\overline{CE} = \text{Low}$, $V_O = 0\text{V}$, High stored	-20		40 40 -40 -100	μA μA μA mA
Supply current						
I_{CC}		$\overline{CE} = \text{High}$, $V_{CC} = 5.5\text{V}$			96	mA
Capacitance⁶						
C_{IN} C_{OUT}	Input Output	$\overline{CE} = \text{High}$, $V_{CC} = 5.0\text{V}$ $V_I = 2.0\text{V}$ $V_O = 2.0\text{V}$			5 8	10 13 μF μF

AC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ⁵	Max	
t_{AA}	Access time ⁴	Output	Address		20	30	ns
t_{CE}	Access time ⁴	Output	Chip Enable			18	ns
t_{CD}	Disable time	Output	Chip Disable			18	ns


NOTES:

- Positive current is defined as into the terminal referenced.
- All voltages with respect to network ground.
- Duration of short circuit should not exceed 1 second.
- Tested at an address cycle time of $1\mu\text{s}$.
- Typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^{\circ}\text{C}$.
- Guaranteed but not tested.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Testing of these values requires special equipment.


256-Bit TTL Bipolar PROM (32 × 8)

82S23B, 82S123B

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS



INPUT PULSE CHARACTERISTICS				
V_M	Rep. Rate	Pulse Width	$t_{TLH}(v)$	t_{THL}
1.5V	1MHz	500ns	$\leq 5\text{ns}$	$\leq 5\text{ns}$

TIMING DIAGRAMS

