



## Features

- Fully Synchronous to Positive Clock Edge
- Four Banks controlled by BS0/BS1 (Bank Select)
- Programmable CAS Latency: 2, 3
- Programmable Burst Length: 1, 2, 4, 8, Full page
- Programmable Wrap: Sequential or Interleave
- Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Dual Data Mask for byte control (x16)
- Auto Refresh and Self Refresh
- 64ms refresh period (4K cycle)
- JEDEC standard 3.3V Power Supply
- LVTTL compatible
- Package: 54-pin TSOP (II)

## Description

The NT5SV8M16FS and NT5SV8M16FT are four-bank Synchronous DRAMs organized as 1Mbit x 16 I/O x 4 Bank. These synchronous devices achieve high-speed data transfer rates of up to 166MHz by employing a pipeline chip architecture that synchronizes the output data to a system clock.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, and data input/output (I/O or DQ) circuits are synchronized with the positive edge of an externally supplied clock.

$\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , and  $\overline{CS}$  are pulsed signals which are examined at the positive edge of each externally applied clock (CK). Internal chip operating modes are defined by combinations of these signals and a command decoder initiates the necessary timings for each operation. A fourteen bit address bus accepts address data in the conventional  $\overline{RAS}/\overline{CAS}$  multiplexing style. Twelve row addresses (A0-A11) and two bank

select addresses (BS0, BS1) are strobed with  $\overline{RAS}$ . Eight column addresses (A0-A8) plus bank select addresses and A10 are strobed with  $\overline{CAS}$ .

Prior to any access operation, the  $\overline{CAS}$  latency, burst length, and burst sequence must be programmed into the device by address inputs A0-A7, BS0, BS1 during a mode register set cycle. In addition, it is possible to program a multiple burst sequence with single write cycle for write through cache operation.

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 166MHz is possible depending on burst length,  $\overline{CAS}$  latency, and speed grade of the device. Simultaneous operation of both decks of a stacked device is allowed, depending on the operation being done. Auto Refresh (CBR) and Self Refresh operation are supported.

**Pin Assignments for Planar Components (Top View)**

V <sub>DD</sub>	1	○	54	V <sub>SS</sub>
DQ0	2		53	DQ15
V <sub>DDQ</sub>	3		52	V <sub>SSQ</sub>
DQ1	4		51	DQ14
DQ2	5		50	DQ13
V <sub>SSQ</sub>	6		49	V <sub>DDQ</sub>
DQ3	7		48	DQ12
DQ4	8		47	DQ11
V <sub>DDQ</sub>	9		46	V <sub>SSQ</sub>
DQ5	10		45	DQ10
DQ6	11		44	DQ9
V <sub>SSQ</sub>	12		43	V <sub>DDQ</sub>
DQ7	13		42	DQ8
V <sub>DD</sub>	14		41	V <sub>SS</sub>
LDQM	15		40	NC
$\overline{\text{WE}}$	16		39	UDQM
$\overline{\text{CAS}}$	17		38	CLK
$\overline{\text{RAS}}$	18		37	CKE
$\overline{\text{CS}}$	19		36	NC
BS0	20		35	A11
BS1	21		34	A9
A10/AP	22		33	A8
A0	23		32	A7
A1	24		31	A6
A2	25		30	A5
A3	26		29	A4
V <sub>DD</sub>	27		28	V <sub>SS</sub>

54-pin Plastic TSOP(II)



## Pin Description

CLK	Clock Input	DQ0-DQ15	Data Input/Output
CKE	Clock Enable	LDQM, UDQM	Data Mask
$\overline{CS}$	Chip Select	$V_{DD}$	Power supply
$\overline{RAS}$	Row Address Strobe	$V_{SS}$	Ground
$\overline{CAS}$	Column Address Strobe	$V_{DDQ}$	Output Power for DQs
$\overline{WE}$	Write Enable	$V_{SSQ}$	Ground for DQs
BS1, BS0	Bank Select	NC	No Connection
A0 - A11	Address Inputs	—	—

## Input/Output Functional Description

Symbol	Type	Polarity	Function
CLK	Input	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{CS}$	Input	Active Low	$\overline{CS}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	Input	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$ , $\overline{RAS}$ , and $\overline{WE}$ define the operation to be executed by the SDRAM.
BS0, BS1	Input	—	Selects which bank is to be active.
A0 - A11	Input	—	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A7 defines the column address (CA0-CA7) when sampled at the rising clock edge. A10 is used to invoke auto-precharge operation at the end of the burst read or write cycle. If A10 is high, auto-precharge is selected and BS0, BS1 defines the bank to be precharged. If A10 is low, auto-precharge is disabled. During a Precharge command cycle, A10 is used in conjunction with BS0, BS1 to control which bank(s) to precharge. If A10 is high, all banks will be precharged regardless of the state of BS. If A10 is low, then BS0 and BS1 are used to define which bank to precharge.
DQ0 - DQ15	Input-Output	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
LDQM UDQM	Input	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In x16 products, LDQM and UDQM control the lower and upper byte I/O buffers, respectively.
$V_{DD}$ , $V_{SS}$	Supply	—	Power and ground for the input buffers and the core logic.
$V_{DDQ}$ , $V_{SSQ}$	Supply	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.



## Ordering Information

Organization	Part Number	Speed Grade	Power Supply	Package
		Clock Frequency@CAS Latency		
8M x 16	N2SV12816FT-6K	166MHz@CL3	3.3 V	54-PIN TSOP II
	N2SV12816FT-75B	133MHz@CL3		
	N2SV12816FS-6K	166MHz@CL3	3.3 V	54-PIN TSOP II Green
	N2SV12816FS-75B	133MHz@CL3		



### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Power Supply Voltage	-1.0 to +4.6	V	1
V <sub>DDQ</sub>	Power Supply Voltage for Output	-1.0 to +4.6	V	1
V <sub>IN</sub>	Input Voltage	-1.0 to +4.6	V	1
V <sub>OUT</sub>	Output Voltage	-1.0 to +4.6	V	1
T <sub>A</sub>	Operating Temperature (ambient)	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	1
P <sub>D</sub>	Power Dissipation	1.0	W	1
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended DC Operating Conditions (T<sub>A</sub> = 0°C to 70°C)


Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	Supply Voltage	3.0	3.3	3.6	V	
V <sub>DDQ</sub>	Supply Voltage for Output	3.0	3.3	3.6	V	
V <sub>IH</sub>	Input High Voltage	2.0	3.0	V <sub>DD</sub> + 0.3	V	1
V <sub>IL</sub>	Input Low Voltage	-0.3	0	0.8	V	2
V <sub>OH</sub>	Output Level (LVTTL) Output "H" Level Voltage	2.4	—	—	V	I <sub>OH</sub> = -2.0mA
V <sub>OL</sub>	Output Level (LVTTL) Output "L" Level Voltage (	—	—	0.4	V	I <sub>OL</sub> = 2.0mA

1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V<sub>IL</sub> (min) = -2.0V AC. The overshoot voltage duration is ≤ 3ns.

### Capacitance (T<sub>A</sub> = 23°C, f = 1MHz, V<sub>DD</sub> = 3.3V, V<sub>REF</sub>=1.4+/-200mV)

Symbol	Parameter	Min.	64Mb Max.	128Mb Max.	Units
C <sub>IN</sub>	Input Capacitance (A0-A11, BS0, BS1, $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , CKE, DQM)	2.5	5.0	3.8	pF
C <sub>ADD</sub>	Address	2.5	5.0	3.8	pF
C <sub>CLK</sub>	Input Clock (CLK)	2.5	4.0	3.5	pF
C <sub>OUT</sub>	Output Capacitance (DQ0 - DQ15)	4.0	6.5	6.0	pF

### AC Output Load Circuit



### AC Operating Test Conditions ( $V_{dd}=3.3\pm 0.3\text{V}$ , $T_A=0$ to $70^\circ\text{C}$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f=1/1$	ns
Output timing measurement reference level	1.4	V



**Operating, Standby, and Refresh Currents** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$ )

Parameter	Symbol	Test Condition	-6K	-75B	Units	Notes
			(6ns)	(7ns)		
Operating Current	$I_{CC1}$	1 bank operation $t_{RC} = t_{RC}(\text{min})$ , $t_{CK} = \text{min}$ Active-Precharge command cycling without burst operation	130	90	mA	1, 2, 3
Precharge Standby Current in Power Down Mode	$I_{CC2P}$	$\text{CKE} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{min}$ , $\text{CS} = V_{IH}(\text{min})$	4	4	mA	1
	$I_{CC2PS}$	$\text{CKE} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{Infinity}$ , $\text{CS} = V_{IH}(\text{min})$	4	4	mA	1
Precharge Standby Current in Non-Power Down Mode	$I_{CC2N}$	$\text{CKE} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{min}$ , $\text{CS} = V_{IH}(\text{min})$	20	20	mA	1, 5
	$I_{CC2NS}$	$\text{CKE} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{Infinity}$ ,	10	10	mA	1, 7
No Operating Current (Active state: 4 bank)	$I_{CC3N}$	$\text{CKE} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{min}$ , $\text{CS} = V_{IH}(\text{min})$	35	35	mA	1, 5
	$I_{CC3P}$	$\text{CKE} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{min}$ ,	5	5	mA	1, 6
Operating Current (Burst Mode)	$I_{CC4}$	$t_{CK} = \text{min}$ , Read/ Write command cycling, Multiple banks active, gapless data, $\text{BL} = 4$	150	110	mA	1, 3, 4
Auto (CBR) Refresh Current	$I_{CC5}$	$t_{CK} = \text{min}$ , $t_{RC} = t_{RC}(\text{min})$ CBR command cycling	220	200	mA	1
Self Refresh Current	$I_{CC6}$	$\text{CKE} \leq 0.2\text{V}$	4	4	mA	1

1. Currents given are valid for a single device. The total current for a stacked device depends on the operation being performed on the other deck.
2. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of  $t_{CK}$  and  $t_{RC}$ . Input signals are changed up to three times during  $t_{RC}(\text{min})$ .
3. The specified values are obtained with the output open.
4. Input signals are changed once during  $t_{CK}(\text{min})$ .
5. Input signals are changed once during three clock cycles.
6. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).
7. Input signals are stable.



## AC Timing Parameters

Symbol	Parameter	-6K (166)		-75B (133)		Units
		Min.	Max.	Min.	Max.	
$t_{CK3}$	Clock Cycle Time, $\overline{CAS}$ Latency = 3	6	—	7.5	—	ns
$t_{CK2}$	Clock Cycle Time, $\overline{CAS}$ Latency = 2	10	—	10	—	ns
$t_{AC3}$	Clock Access Time, $\overline{CAS}$ Latency = 3	—	5	—	5.4	ns
$t_{AC2}$	Clock Access Time, $\overline{CAS}$ Latency = 2	—	6	—	6	ns
$t_{OH3}$	Output data Hold Time, , $\overline{CAS}$ Latency = 3	2.5	—	3	—	ns
$t_{OH2}$	Output data Hold Time, , $\overline{CAS}$ Latency = 2	3	—	3	—	ns
$t_{LZ}$	Data Out to Low Impedance time	0	—	0	—	ns
$t_{HZ}$	Data Out to High Impedance time	3	7	3	7	ns
$t_{WR}$	Write Recovery Time	2	—	2	—	CLK
$t_{CKH}$	Clock High Pulse Width	2.5	—	2.5	—	ns
$t_{CKL}$	Clock Low Pulse Width	2.5	—	2.5	—	ns
$t_{IS}$	Input Set-up Time	1.5	—	1.5	—	ns
$t_{IH}$	Input Hold Time	1	—	0.8	—	ns
$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay	18	—	20	—	ns
$t_{RC}$	Bank Cycle Time	60	—	65	—	ns
$t_{RAS}$	Active Command Period	42	100K	45	100K	ns
$t_{RP}$	Precharge Time	18	—	20	—	ns
$t_{RRD}$	Bank to Bank Delay Time	12	—	15	—	ns
$t_{CDL}$	Last data into new column address delay	1	—	1	—	CLK
$t_{CCD}$	Column address to column address delay	1	—	1	—	CLK

**Package Dimensions** (54 lead; Thin Small Outline Package)

