

HS-C²MOS™ INTEGRATED CIRCUITS

041946



PRELIMINARY DATA

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

DESCRIPTION

The M54/74HC109 is a high speed CMOS DUAL J-K FLIP FLOP WITH PRESET AND CLEAR fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. In accordance with the logic level on the J and K input this device changes state on positive going transitions of the clock pulse. CLEAR and PRESET are independent of the clock and accomplished by a low logic level on the corresponding input. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


B1 Plastic Package **F1** Ceramic Package **C1** Chip Carrier

ORDERING NUMBERS: M54HC109 F1
M74HC109 B1
M74HC109 F1
M74HC109 C1


FEATURES

- High Speed
 $f_{MAX} = 60 \text{ MHz (Typ)}$ at $V_{CC} = 5V$
- Low Power Dissipation
 $I_{CC} = 2 \mu A \text{ (Max.)}$ at $T_A = 25^\circ C$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability
10 LSTTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = I_{OL} = 4 \text{ mA (Min.)}$
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 $V_{CC} \text{ (opr)} = 2V \text{ to } 6V$
- Pin and Function compatible with 54/74LS109

INPUT AND OUTPUT EQUIVALENT CIRCUIT




PIN CONNECTIONS (top view)



Dual in line


CHIP CARRIER



NC = No Internal Connection



LOGIC DIAGRAM (1/2 Package)



TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
\overline{CLR}	\overline{PR}	J	\overline{K}	CK	Q	\overline{Q}	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	H	\downarrow	Qn	\overline{Qn}	NO CHANGE
H	H	L	L	\downarrow	L	H	
H	H	H	H	\downarrow	H	L	
H	H	H	L	\downarrow	\overline{Qn}	Qn	TOGGLE
H	H	X	X	\downarrow	Qn	\overline{Qn}	NO CHANGE

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to 7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	-65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\cong 65^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: $65^{\circ}C$ to $85^{\circ}C$.

DC SPECIFICATIONS

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^{\circ}C$ 54HC and 74HC			-40 to $85^{\circ}C$ 74HC		-55 to $125^{\circ}C$ 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V_{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—	3.15	—		
		6.0		4.2	—	—	4.2	—	4.2	—		
V_{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V_{OH}	High Level Output Voltage	2.0	V_I	I_O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5			4.4	4.5	—	4.4	—	4.4	—	
		6.0	5.9	6.0	—	5.9	—	5.9	—	—		
		4.5	V_{IL}	—	4.18	4.31	—	4.13	—	4.10	—	
6.0	5.68	5.8			—	5.63	—	5.60	—			
V_{OL}	Low Level Output Voltage	2.0	V_{IH} or	20 μA	—	0	0.1	—	0.1	—	0.1	V
		4.5			—	0	0.1	—	0.1	—	0.1	
		6.0	V_{IL}	—	—	0.17	0.26	—	0.33	—	0.40	
		4.5			4.0 mA	—	0.18	0.26	—	0.33	—	
6.0	5.2 mA	—	—	—	—	—	—	—	0.40			
I_I	Input Leakage Current	6.0	$V_I = V_{CC}$ or GND	—	—	± 0.1	—	± 1	—	± 1	μA	
I_{CC}	Quiescent Supply Current	6.0	$V_I = V_{CC}$ or GND	—	—	2	—	20	—	40	μA	

M54HC109

M74HC109

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, C_L = 15 pF, T_A = 25°C, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, \bar{Q})		18	29	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLR, PR-Q, \bar{Q})		21	33	ns
f _{MAX}	Maximum Clock Frequency	33	63		MHz

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	90 18 16			ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK - Q, \bar{Q})	2.0 4.5 6.0		— — —	80 21 18	165 33 28	— — —	200 40 34			ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLR, $\overline{PR - Q, \bar{Q}}$)	2.0 4.5 6.0		— — —	90 24 21	190 38 33	— — —	230 46 40			ns
f _{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		6 30 35	15 57 65	— — —	5 25 29	— — —			MHz
t _{W(L)} t _{W(H)}	Minimum Pulse Width (CLOCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	90 18 16			ns
t _{W(L)}	Minimum Pulse Width (CLR, \overline{PR})	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	90 18 16			ns
t _s	Minimum Set-up Time	2.0 4.5 6.0		— — —	35 8 5	75 15 13	— — —	90 18 16			ns
t _h	Minimum Hold Time	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0			ns
t _{REM}	Minimum Removal Time (CLR, \overline{PR})	2.0 4.5 6.0		— — —	40 10 9	100 20 17	— — —	120 24 21			ns
C _{IN}	Input Capacitance			—	5	10	—	10			pF
C _{PD} (*)	Power Dissipation Capacitance			—	47	—	—	—			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.