



---

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

## 8-bit Microcontroller

CMOS

# F<sup>2</sup>MC-8L MB89530A Series

## MB89535A/537A/537AC/538A/538AC/F538 MB89F538L/P538/PV530

### ■ DESCRIPTION

The MB89530A series is a one-chip microcontroller featuring the F<sup>2</sup>MC-8L core supporting low-voltage and high-speed operation. Built-in peripheral functions include timers, serial interface, A/D converter, and external interrupt. This product is an ideal general-purpose one-chip microcontroller for a wide variety of applications from household to industrial equipment, as well as use in portable devices.

Note : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

- Wide range of package options
  - QFP package (1.00 mm pitch)
  - Two types of LQFP packages (0.65 mm pitch, 0.50 mm pitch)
  - SH-DIP package (1.778 mm pitch)
  - BCC package (0.50 mm pitch)
- Low voltage, high-speed operating capability  
Minimum instruction execution time 0.32  $\mu$ s (at base oscillator 12.5 MHz)
- F<sup>2</sup>MC-8L CPU Core
  - Instruction set optimized for controller operation
  - Multiplication/division instructions
  - 16-bit calculation
  - Branching instructions with bit testing
  - Bit operation instructions, etc.

(Continued)

For the information for microcontroller supports, see the following web site.

<http://edevic.fujitsu.com/micom/en-support/>





# MB89530A Series

(Continued)

| Part number                        | MB89535A   | MB89537A/<br>537AC  | MB89538A/<br>538AC | MB89F538/<br>MB89F538L | MB89P538 | MB89PV530 |
|------------------------------------|--|---|--------------------|------------------------|----------|-----------|
| Pulse width count timer            | 8-bit one-shot timer operation<br>(supports underflow output, operating clock period : 1, 4, 32 $t_{inst}^{*3}$ , external)<br>8-bit reload timer operation<br>(supports square wave output, operating clock period : 1, 4, 32 $t_{inst}^{*3}$ , external)<br>8-bit pulse width measurement operation<br>(continuous measurement, "H" width measurement, "L" width measurement, $\uparrow$ to $\uparrow$ , $\downarrow$ to $\downarrow$ , "H" width measurement and $\uparrow$ to $\uparrow$ ) |   |                    |                        |          |           |
| 16-bit timer/counter               | 16-bit timer operation (operating clock period : 1 $t_{inst}^{*3}$ , external)<br>16-bit event counter operation (select rising, falling, or both edges)<br>16-bit $\times$ 1 channel  |   |                    |                        |          |           |
| Serial I/O                         | 8 bits length<br>Selection of LSB first or MSB first<br>Transfer clock (2, 8, 32 $t_{inst}^{*3}$ , external)   |   |                    |                        |          |           |
| UART/SIO                           | CLK synchronous/CLK asynchronous data transfer capability (8, 9-bit with parity bit, or 7,8-bit without parity bit) .<br>Built-in baud rate generator provides selection of 14 baud rate settings.   |   |                    |                        |          |           |
| UART                               | CLK synchronous/CLK asynchronous data transfer capability (4, 6, 7, 8-bit with parity bit, or 5, 7, 8, 9-bit without parity bit) .<br>Built-in baud rate generator provides selection of 14 baud rate settings.<br>External clock output, 2-channel 8-bit PWM timer output also available for baud rate settings.  |   |                    |                        |          |           |
| External interrupt 1               | Single-clock system : 4 channels independent, dual-clock system : 3 channels independent.<br>Selection of rising, falling, or both edge detection.<br>Can be used for recovery from standby mode (edge detection also available in stop mode)  |   |                    |                        |          |           |
| External interrupt 2               | Except MB89F538/F538L : 8 channels, MB89F538/F538L : 7 channels<br>Can be used for recovery from standby mode.   |   |                    |                        |          |           |
| 6-bit PPG, 12-bit PPG              | Can generate square wave signals with programmable period.<br>6-bit $\times$ 1 channel or 12-bit $\times$ 2 channels.  |   |                    |                        |          |           |
| I <sup>2</sup> C bus interface     | —  | 1-channel , compatible with Intel System Administrator bus version 1.0 and Philips I <sup>2</sup> C specifications.<br>2-line communications (on MB89PV530/P538/F538/F538L/537AC/538AC) |                    |                        |          |           |
| A/D converter                      | 10-bit resolution $\times$ 8 channels.<br>A/D conversion functions (conversion time : 60 $t_{inst}^{*3}$ )<br>Supports repeated calls from external clock (except MB89F538/F538L) .<br>Supports repeated calls from internal clock.<br>Standard voltage input provided (AVR)   |   |                    |                        |          |           |
| Standby modes (power saving modes) | Sleep mode, stop mode, sub clock mode, watch mode.   |   |                    |                        |          |           |
| Process                            | CMOS   |   |                    |                        |          |           |

\*1 : Depends on operating frequency.

\*2 : Using external ROM and MBM27C512.

\*3 :  $t_{inst}$  represents instruction execution time. This can be selected as 1/4, 1/8, 1/16, 1/64 of the main clock cycle or 1/2 of the sub clock cycle.

Note : MB89535A/537A/538A have no built-in I<sup>2</sup>C functions.

To use I<sup>2</sup>C functions, choose the MB89PV530/MB89P538/F538/F538L/537AC/538AC.

## ■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS

| Part number<br>Package | MB89535A | MB89537A/<br>537AC | MB89538A/<br>538AC | MB89F538 | MB89F538L | MB89P538 | MB89PV530 |
|------------------------|----------|--------------------|--------------------|----------|-----------|----------|-----------|
| DIP-64P-M01            | ○        | ○                  | ○                  | ○        | ○         | ○        | ×         |
| FPT-64P-M24            | ○        | ○                  | ○                  | ×        | ×         | ×        | ×         |
| FPT-64P-M06            | ○        | ○                  | ○                  | ○        | ○         | ○        | ×         |
| FPT-64P-M23            | ○        | ○                  | ○                  | ○        | ○         | ○        | ×         |
| LCC-64P-M19            | ○        | ○                  | ○                  | ×        | ○         | ×        | ×         |
| MDP-64C-P02            | ×        | ×                  | ×                  | ×        | ×         | ×        | ○         |
| MQP-64C-P01            | ×        | ×                  | ×                  | ×        | ×         | ×        | ○         |

○ : Model-package combination available

×

Conversion sockets for pin pitch conversion can be used.

# MB89530A Series

## ■ DIFFERENCES AMONG PRODUCTS

### 1. Memory Capacity

When this product is used in an evaluation product or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating. Particular attention should be given to the following (Refer to “■ CPU CORE 1.Memory Space”).

- The program ROM area starts from address 4000<sub>H</sub> on the MB89F538, MB89F538L, MB89P538 and MB89PV530 models.
- Note upper limits on RAM, such as stack areas, etc.

### 2. Current Consumption

- On the MB89PV530, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the MASK ROM models. However, current consumption in sleep or stop modes is identical.

For details, refer to “■ ELECTRICAL CHARACTERISTICS”.

### 3. Mask Options

The options available for use, and the method of specifying options, differ according to the model. Before use, check the “■ MASK OPTIONS” specification section.


### 4. Wild Register Functions

The following table shows areas in which wild register functions can be used.

#### Wild Register Usage Areas


| Part number    | Address space                          |
|----------------|--|
| MB89PV530      | 4000 <sub>H</sub> to FFFF <sub>H</sub> |
| MB89P538       | 4000 <sub>H</sub> to FFFF <sub>H</sub> |
| MB89F538/F538L | 4000 <sub>H</sub> to FFFF <sub>H</sub> |
| MB89537A/537AC | 8000 <sub>H</sub> to FFFF <sub>H</sub> |
| MB89538A/538AC | 4000 <sub>H</sub> to FFFF <sub>H</sub> |
| MB89535A       | C000 <sub>H</sub> to FFFF <sub>H</sub> |

## PIN ASSIGNMENTS



(Continued)





- \*1 : Pin 3 is MOD2 pin for MB89F538/F538L and P47/INT27/ADST pins except for MB89F538/F538L.
- \*2 : Pin 18 and pin 19 are P63/INT13, P64 pins for single-clock system and X0A, X1A pins for dual-clock system.
- \*3 : The function of pin 50 depends on the model. For details, refer to "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".
- \*4 : Package top pin assignments (MB89PV530 only)


| Pin no. | Pin name | Pin no. | Pin name        | Pin no. | Pin name | Pin no. | Pin name        |
|---------|----------|---------|-----------------|---------|----------|---------|-----------------|
| 65      | N.C.     | 73      | A2              | 81      | N.C.     | 89      | OE              |
| 66      | A15      | 74      | A1              | 82      | O4       | 90      | N.C.            |
| 67      | A12      | 75      | A0              | 83      | O5       | 91      | A11             |
| 68      | A7       | 76      | N.C.            | 84      | O6       | 92      | A9              |
| 69      | A6       | 77      | O1              | 85      | O7       | 93      | A8              |
| 70      | A5       | 78      | O2              | 86      | O8       | 94      | A13             |
| 71      | A4       | 79      | O3              | 87      | CE       | 95      | A14             |
| 72      | A3       | 80      | V <sub>ss</sub> | 88      | A10      | 96      | V <sub>cc</sub> |

N.C. : Internal connection only. Not for use.

(Continued)

# MB89530A Series

(Continued)



## ■ PIN DESCRIPTIONS

| Pin no.            |                 |                 | Pin name                     | I/O circuit type*7 | Function   |
|--------------------|-----------------|-----------------|------------------------------|--------------------|--|
| SH-DIP*1<br>MDIP*2 | QFP*3<br>MQFP*4 | LQFP*5<br>BCC*6 |                              |                    |  |
| 30                 | 23              | 22              | X0                           | A                  | Connecting pins to crystal oscillator circuit or other oscillator circuit. The X0 pin can connect to an external clock. In that case, X1 is left open.   |
| 31                 | 24              | 23              | X1                           |                    |  |
| 28                 | 21              | 20              | MOD0                         | B                  | Input pins for memory access mode setting. Connect directly to Vss.  |
| 29                 | 22              | 21              | MOD1                         |                    |  |
| 27                 | 20              | 19              | $\overline{\text{RST}}$      | C                  | Reset I/O pin. This pin has pull-up resistance with CMOS I/O or hysteresis input. At an internal reset request, an 'L' signal is output. An 'L' level input initializes the internal circuits. |
| 56 to 49           | 49 to 42        | 48 to 41        | P00 to P07                   | D                  | General purpose I/O ports.   |
| 48 to 41           | 41 to 34        | 40 to 33        | P10 to P17                   | D                  | General purpose I/O ports.   |
| 40                 | 33              | 32              | P20/PWCK                     | E                  | General purpose I/O port.Resource I/O pin (hysteresis input).Hysteresis input. This pin also functions as a PWC input.   |
| 39                 | 32              | 31              | P21/<br>PPG01                | D                  | General purpose I/O port.This pin also functions as the PPG01 output.  |
| 38                 | 31              | 30              | P22/<br>PPG02                | D                  | General purpose I/O port.This pin also functions as the PPG02 output.  |
| 37                 | 30              | 29              | P23                          | D                  | General purpose I/O port.  |
| 36                 | 29              | 28              | P24                          | D                  | General purpose I/O port.  |
| 35                 | 28              | 27              | P25                          | D                  | General purpose I/O port.  |
| 34                 | 27              | 26              | P26                          | D                  | General purpose I/O port.  |
| 33                 | 26              | 25              | P27                          | D                  | General purpose I/O port.  |
| 58                 | 51              | 50              | P30/<br>PPG03/<br>MCO        | D                  | General purpose I/O port.This pin also functions as the PPG03 output.  |
| 59                 | 52              | 51              | P31/SCK1<br>(UCK1) /<br>LMCO | E                  | General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as the UART/SIO clock input/output pin.   |
| 60                 | 53              | 52              | P32/SO1<br>(UO1)             | D                  | General purpose I/O port.This pin also functions as the UART/SIO data output pin.  |
| 61                 | 54              | 53              | P33/SI1<br>(UI1)             | E                  | General purpose I/O port.Resource input/output pin (hysteresis input).This pin also functions as the UART/SIO serial data input pin.   |
| 62                 | 55              | 54              | P34/PTO2                     | D                  | General purpose I/O port.This pin also functions as the PWM timer 2 output pin.  |
| 63                 | 56              | 55              | P35/PWC                      | E                  | General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as a PWC input.   |

(Continued)

# MB89530A Series

| Pin no.            |                 |                 | Pin name                      | I/O circuit type*7 | Function  |
|--------------------|-----------------|-----------------|-------------------------------|--------------------|---|
| SH-DIP*1<br>MDIP*2 | QFP*3<br>MQFP*4 | LQFP*5<br>BCC*6 |                               |                    |   |
| 1                  | 58              | 57              | P36/<br>WTO                   | D                  | General purpose I/O port.Resource output.<br>This pin also functions as the PWC output pin.   |
| 2                  | 59              | 58              | P37/<br>PTO1                  | D                  | General purpose I/O port.Resource output.<br>This pin also functions as the PWM timer 1 output pin.   |
| 3                  | 60              | 59              | P40/<br>INT20/<br>EC          | E                  | General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or 16-bit timer/counter input.  |
| 4                  | 61              | 60              | P41/<br>INT21/<br>SCK2        | E                  | General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or SIO clock I/O pin.   |
| 5                  | 62              | 61              | P42/<br>INT22/<br>SO2/<br>SDA | G                  | N-ch open drain output.<br>Resource I/O pin (hysteresis only for INT22 input) .<br>This pin also functions as an external interrupt input, SIO serial data output, or I <sup>2</sup> C data line. |
| 6                  | 63              | 62              | P43/<br>INT23/<br>SI2/SCL     | G                  | N-ch open drain output.<br>Resource I/O pin (hysteresis only for INT23 input) .<br>This pin also functions as an external interrupt, SIO serial data input, or I <sup>2</sup> C clock I/O pin.    |
| 7                  | 64              | 63              | P44/<br>INT24/<br>UCK2        | E                  | General purpose I/O port.<br>Resource I/O pin (hysteresis input) .<br>This pin also functions as an external interrupt input or UART clock I/O pin.   |
| 8                  | 1               | 64              | P45/<br>INT25/<br>UO2         | E                  | General purpose I/O port.<br>Resource I/O pin (hysteresis input) .<br>This pin also functions as an external interrupt input or UART data output pin.   |
| 9                  | 2               | 1               | P46/<br>INT26/<br>UI2         | E                  | General purpose I/O port.<br>Resource I/O pin (hysteresis input) .<br>This pin also functions as an external interrupt input or UART data input pin.  |
| 10                 | 3               | 2               | P47/<br>INT27/<br>ADST        | E                  | Except MB89F538/F538L<br>General purpose I/O port.<br>Resource I/O pin (hysteresis input) .<br>This pin also functions as an external interrupt input or A/D converter clock input pin.           |
|                    |                 |                 | MOD2                          | B                  | MB89F538/F538L<br>Input pins for memory access mode setting.<br>Connect directly to Vss.  |
| 11 to 18           | 4 to 11         | 3 to 10         | P50/AN0<br>to P57/<br>AN7     | H                  | N-ch open drain output port.<br>This pin also functions as an A/D converter analog input pin.   |

(Continued)

# MB89530A Series

(Continued)

| Pin no.            |                 |                 | Pin name                     | I/O circuit type*7 | Function  |  |
|--------------------|-----------------|-----------------|------------------------------|--------------------|---|--|
| SH-DIP*1<br>MDIP*2 | QFP*3<br>MQFP*4 | LQFP*5<br>BCC*6 |                              |                    |   |  |
| 22 to 24           | 15 to 17        | 14 to 16        | P60/INT10<br>to<br>P62/INT12 | I                  | General purpose input port.<br>Resource input pin (hysteresis input) .<br>This pin also functions as an external interrupt input pin. |  |
| 25                 | 18              | 17              | P63/INT13                    | I                  | Single-clock system   | General purpose input port.<br>Resource input (hysteresis input) .<br>This pin also functions as an external interrupt.  |
|                    |                 |                 | X0A                          | A                  | Dual-clock system   | Connected pin for sub clock.   |
| 26                 | 19              | 18              | P64                          | J                  | Single-clock system   | General purpose input port.  |
|                    |                 |                 | X1A                          | A                  | Dual-clock system   | Connected pin for sub clock.   |
| 64                 | 57              | 56              | V <sub>CC</sub>              | —                  | Power supply pin.   |  |
| 32                 | 25              | 24              | V <sub>SS</sub>              | —                  | Ground pin (GND) .  |  |
| 19                 | 12              | 11              | AV <sub>CC</sub>             | —                  | A/D converter power supply pin.   |  |
| 20                 | 13              | 12              | AVR                          | —                  | A/D converter reference voltage input pin.  |  |
| 21                 | 14              | 13              | AV <sub>SS</sub>             | —                  | A/D converter power supply pin.<br>Used at the same voltage level as the V <sub>SS</sub> supply.                                      |  |
| 57                 | 50              | 49              | C                            | —                  | MB89F538  | Capacitor connection pin for stabilization power supply.<br>Connect an external ceramic capacitor of approximately 0.1 μF.   |
|                    |                 |                 |                              |                    | MB89P538  | If "Available" is selected for the step-down circuit stabilization time, V <sub>CC</sub> is fixed.<br>If "Unavailable" is selected for the step-down circuit stabilization time, V <sub>SS</sub> is fixed. |
|                    |                 |                 |                              |                    | MB89PV530<br>MB89537A/537AC<br>MB89538A/538AC<br>MB89535A<br>MB89F538L  | N.C. pin   |

\*1 : DIP-64P-M01

\*2 : MDP-64C-P02

\*3 : FPT-64P-M06

\*4 : MQP-64C-P01

\*5 : FPT-64P-M24/M23

\*6 : LCC-64P-M19

\*7 : For I/O circuit type, refer to "■ I/O CIRCUIT TYPE" .

# MB89530A Series

External EPROM Socket Pin Function Descriptions (MB89PV530 only)

| Pin no. |                      | Pin name        | I/O Circuit type*3 | Function   |
|---------|----------------------|-----------------|--------------------|--|
| MDIP*1  | MQFP*2               |                 |                    |  |
| 65      | 66                   | A15             | O                  | Address output pins.   |
| 66      | 67                   | A12             |                    |  |
| 67      | 68                   | A7              |                    |  |
| 68      | 69                   | A6              |                    |  |
| 69      | 70                   | A5              |                    |  |
| 70      | 71                   | A4              |                    |  |
| 71      | 72                   | A3              |                    |  |
| 72      | 73                   | A2              |                    |  |
| 73      | 74                   | A1              |                    |  |
| 74      | 75                   | A0              |                    |  |
| 75      | 77                   | O1              | I                  | Data input pins  |
| 76      | 78                   | O2              |                    |  |
| 77      | 79                   | O3              |                    |  |
| 78      | 80                   | V <sub>SS</sub> | O                  | Power supply pin (GND) .   |
| 79      | 82                   | O4              | I                  | Data input pins.   |
| 80      | 83                   | O5              |                    |  |
| 81      | 84                   | O6              |                    |  |
| 82      | 85                   | O7              |                    |  |
| 83      | 86                   | O8              |                    |  |
| 84      | 87                   | $\overline{CE}$ | O                  | ROM chip enable pin.<br>Outputs an "H" level signal in standby mode. |
| 85      | 88                   | A10             | O                  | Address output pin.  |
| 86      | 89                   | $\overline{OE}$ | O                  | ROM output enable pin.<br>Outputs "L" at all times.                  |
| 87      | 91                   | A11             | O                  | Address output pins.   |
| 88      | 92                   | A9              |                    |  |
| 89      | 93                   | A8              |                    |  |
| 90      | 94                   | A13             |                    |  |
| 91      | 95                   | A14             | O                  |  |
| 92      | 96                   | V <sub>CC</sub> | O                  | EPROM power supply pin.  |
| —       | 65<br>76<br>81<br>90 | N.C.            | O                  | Internally connected.<br>These pins always left open.                |

\*1 : MDP-64C-P02

\*2 : MQP-64C-P01

\*3 : For I/O circuit type, refer to "■ I/O CIRCUIT TYPE" .





## I/O CIRCUIT TYPES

| Type | Circuit   | Remarks  |
|------|---|--|
| A    | <p>X1 (X1A)<br/>X0 (X0A)<br/>N-ch P-ch<br/>N-ch P-ch<br/>N-ch<br/>Standby control<br/>Clock input</p>                                     | <p>Oscillator feedback resistance</p> <ul style="list-style-type: none"> <li>• High speed side = approx. 1 MΩ</li> <li>• Low speed side = approx. 10 MΩ</li> </ul> |
| B    | <p>Mode input<br/>R</p>   | <ul style="list-style-type: none"> <li>• Hysteresis input</li> <li>• Pull-down resistance built-in to MB89535A<br/>MB89537A/537AC<br/>MB89538A/538AC</li> </ul>    |
| C    | <p>Reset output<br/>Reset input<br/>R<br/>P-ch<br/>N-ch</p>   | <ul style="list-style-type: none"> <li>• Pull-up resistance approx. 50 kΩ</li> <li>• Hysteresis input</li> </ul>   |
| D    | <p>Pull-up control resistor<br/>Digital output<br/>Digital output<br/>Port input<br/>R<br/>P-ch<br/>P-ch<br/>N-ch</p>                     | <ul style="list-style-type: none"> <li>• CMOS I/O</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>                                     |
| E    | <p>Pull-up control resistors<br/>Digital output<br/>Digital output<br/>Port input<br/>Resource input<br/>R<br/>P-ch<br/>P-ch<br/>N-ch</p> | <ul style="list-style-type: none"> <li>• CMOS I/O</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>                                     |

(Continued)

# MB89530A Series

(Continued)

| Type | Circuit   | Remarks  |
|------|---|--|
| G    |    | <ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Hysteresis input</li> <li>• CMOS input</li> </ul>                                 |
| H    |    | <ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Analog input (A/D converter)</li> </ul>   |
| I    |   | <ul style="list-style-type: none"> <li>• Hysteresis input</li> <li>• CMOS input</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul> |
| J    |  | <ul style="list-style-type: none"> <li>• CMOS input</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>                             |

## ■ HANDLING DEVICES

### 1. Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded (to prevent latch-up) . When CMOS integrated circuit devices are subjected to applied voltages higher than  $V_{cc}$  at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than  $V_{ss}$ , as well as when voltages in excess of rated levels are applied between  $V_{cc}$  and  $V_{ss}$ , the phenomenon known as latch-up can occur.

When a latch-up condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also when switching power on or off to analog systems, care must be taken that analog power supplies ( $AV_{cc}$ ,  $AVR$ ) and analog input signals do not exceed the level of the digital power supply.

### 2. Power Supply Voltage Fluctuations

Even within the warranted operating range of the  $V_{cc}$  supply voltage, sudden changes in supply voltage can cause abnormal operation. As a measure for stability, it is recommended that the  $V_{cc}$  ripple fluctuation (peak to peak value) should be kept within 10% of the reference  $V_{cc}$  value on commercial power supply (50 Hz/60 Hz), and instantaneous voltage fluctuations such as at power-on and shutdown should be kept within a transient variability limit of 0.1V/ms.

### 3. Treatment of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

### 4. Treatment of N.C. Pins

Any pins marked 'NC' (not connected) must be left open.

### 5. Treatment of Power Supply Pins on Models with Built-in A/D Converter

Even when A/D converters are not in use, pins should be connected so that  $AV_{cc} = V_{cc}$ , and  $AV_{ss} = AVR = V_{ss}$ .

### 6. Precautions for Use of External Clock

Even when an external clock signal is used, an oscillator stabilization wait period is used after a power-on reset, or escape from sub clock mode or stop mode.

### 7. Execution of Programs on RAM

Debugging of programs executed on RAM cannot be performed even when using the MB89PV530.

### 8. Wild Register Functions

Wild registers cannot be debugged with the MB89PV530 and tools. To verify operations, actual in-device testing on the MB89P538 or MB89F538/F538L is advised.


# MB89530A Series

## 9. Details on handling the C terminal of the MB89530 series

The MB89530 series contains the following products. The regulator integrated model and the regulator-less model have different performance characteristics.

| Part No.       | Operation Voltage | integrated model | Terminal type | Terminal treatments      |
|----------------|-------------------|------------------|---------------|--------------------------|
| MB89PV530      | 2.7 V to 5.5 V    | Not included     | N.C. terminal | Not required             |
| MB89P538       |                   | Included         | C terminal    | Fixed to V <sub>CC</sub> |
|                |                   | Not included     |               | Fixed to V <sub>SS</sub> |
| MB89F538       | 3.5 V to 5.5 V    | Included         |               |                          |
| MB89F538L      | 2.3 V to 3.6 V    | Not included     | N.C. terminal | Not required             |
| MB89537A/537AC | 2.2 V to 5.5 V    |                  |               |                          |
| MB89538A/538AC |                   |                  |               |                          |
| MB89535A       |                   |                  |               |                          |

Although these product models have the same internal resources, the operation sequence after a power-on reset is different between the regulator integrated model and regulator-less model. The operation sequence after a power-on reset of each model is shown below.



As above, the regulator integrated model starts the CPU behind the regulator-less model. This is because the regulator requires a settling time for normal operation. The MB89P538 offers a choice of regulator-integrated and regulator-less models selectable depending on the C-terminal treatment. Use the right one for your mask board.

## 10. Note to Noise in the External Reset Pin ( $\overline{RST}$ )

If the reset pulse applied to the external reset pin ( $\overline{RST}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{RST}$ ).

## ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538/F538L

### 1. Flash Memory

The flash memory is located between 4000<sub>H</sub> and FFFF<sub>H</sub> in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as MASK ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

### 2. Flash Memory Features

- 48 Kbytes × 8-bit configuration (16 Kbytes + 8 Kbytes + 8 Kbytes + 16 Kbytes sectors)
- Automatic programming algorithm (Embedded algorithm : Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Protection (sectors can be combined in any combination)
- No. of program/erase cycles : 10,000 (Min)

### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

### 4. Flash Memory Register

- Flash memory control status register (FMCS)

| Address | bit7 | bit6   | bit5 | bit4 | bit3     | bit2     | bit1 | bit0     | Initial value |
|---------|------|--------|------|------|----------|----------|------|----------|---------------|
| 007AH   | INTE | RDYINT | WE   | RDY  | Reserved | Reserved | —    | Reserved | 000X00-0B     |
|         | R/W  | R/W    | R/W  | R    | R/W      | R/W      | —    | R/W      |               |

### 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

- Sector configuration of flash memory

| Flash Memory | CPU Address                            | Programmer Address*                      |
|--------------|--|--|
| 16 Kbytes    | FFFF <sub>H</sub> to C000 <sub>H</sub> | 1FFFF <sub>H</sub> to 1C000 <sub>H</sub> |
| 8 Kbytes     | BFFF <sub>H</sub> to A000 <sub>H</sub> | 1BFFF <sub>H</sub> to 1A000 <sub>H</sub> |
| 8 Kbytes     | 9FFF <sub>H</sub> to 8000 <sub>H</sub> | 19FFF <sub>H</sub> to 18000 <sub>H</sub> |
| 16 Kbytes    | 7FFF <sub>H</sub> to 4000 <sub>H</sub> | 17FFF <sub>H</sub> to 14000 <sub>H</sub> |

\* : Programmer address

The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a general-purpose parallel programmer.


# MB89530A Series

## ■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS

The MB89P538 has a PROM mode with functions equivalent to the MBM27C1001, allowing writing with a general purpose ROM writer using a proprietary adapter. Note, however, that the use of electronic signature mode is not supported.


- Memory map for EPROM mode

The following illustration shows a memory map for EPROM mode. There are no PROM options.



- Recommended screening conditions

Before one-time writing of microcontroller programs to PROM, high temperature aging is recommended as a screening process for chips before they are mounted.



- About writing yields


The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of 100% in some cases.

# MB89530A Series

## ■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS


This section describes methods of writing to EPROM on piggy-back/evaluation chips.

- EPROM model  
MBM27C512-20TV
- Memory Space



- Writing to EPROM
  - 1) Set up the EPROM writer for the MBM27C512.
  - 2) Load program data to the EPROM writer, in the area 4000H to FFFFH.
  - 3) Use the EPROM writer to write to the area 4000H to FFFFH.

## ■ BLOCK DIAGRAM




# MB89530A Series

## ■ CPU CORE

### 1. Memory Space

The MB89530A series has 64 Kbytes of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89530A series.


#### • Memory Map





# MB89530A Series

The RP register shows the address of the register bank currently being used, so that the RP value and the actual address are related by the conversion rule shown in the following illustration.



The CCR register has bits that show the content of results of calculations and transferred data, and bits that control CPU operation during interrupts.

- H-flag : Set to "1" if calculations result in carry or borrow operations from bit 3 to bit 4, otherwise set to "0". This flag is used for decimal correction instructions.
- I-flag : This flag is set to "1" if interrupts are enabled, and "0" if interrupts are prohibited. The default value at reset is "0".
- IL1, 0 : Indicates the level of the currently permitted interrupts. Only interrupt requests having a more powerful level than the value of these bits will be processed.

| IL1 | ILO | Interrupt level | Strength                 |
|-----|-----|-----------------|--------------------------|
| 0   | 0   | 1               | Strong<br>↑<br>↓<br>Weak |
| 0   | 1   |                 |                          |
| 1   | 0   | 2               |                          |
| 1   | 1   | 3               |                          |

- N-flag : Set to "1" if the highest bit is "1" after a calculation, otherwise cleared to "0".
- Z-flag : Set to "1" if a calculation result is "0", otherwise cleared to "0".
- V-flag : Set to "1" if a two's complement overflow results during a calculation, otherwise cleared to "0".
- C-flag : Set to "1" if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to "0". This is also the shift-out value in a shift instruction.


In addition, the following general purpose registers are available.

General purpose registers: 8 bits length, used to contain data.

The general purpose registers are 8-bit registers located in memory. There are eight such registers per bank, and the MB89530A series have up to 32 banks for use. The bank currently in use is indicated by the register bank pointer (RP).

•Register bank configuration

Address at this location =  $0100_H + 8 \times (RP)$



# MB89530A Series

## ■ I/O MAP

| Address    | Register name   | Register description                       | Write/Read | Initial value         |
|------------|-----------------|--|------------|-----------------------|
| 00H        | PDR0            | Port 0 data register                       | R/W        | XXXXXXXX <sub>B</sub> |
| 01H        | DDR0            | Port 0 direction register                  | W          | 00000000 <sub>B</sub> |
| 02H        | PDR1            | Port 1 data register                       | R/W        | XXXXXXXX <sub>B</sub> |
| 03H        | DDR1            | Port 1 direction register                  | W          | 00000000 <sub>B</sub> |
| 04H to 06H | (Reserved area) |  |            |                       |
| 07H        | SYCC            | System clock control register              | R/W        | X-1MM100 <sub>B</sub> |
| 08H        | STBC            | Standby control register                   | R/W        | 00010-- <sub>B</sub>  |
| 09H        | WDTC            | Watchdog control register                  | R/W        | 0---XXXX <sub>B</sub> |
| 0AH        | TBTC            | Time base timer control register           | R/W        | 00---000 <sub>B</sub> |
| 0BH        | WPCR            | Watch prescaler control register           | R/W        | 00--0000 <sub>B</sub> |
| 0CH        | PDR2            | Port 2 data register                       | R/W        | XXXXXXXX <sub>B</sub> |
| 0DH        | DDR2            | Port 2 direction register                  | R/W        | 00000000 <sub>B</sub> |
| 0EH        | PDR3            | Port 3 data register                       | R/W        | XXXXXXXX <sub>B</sub> |
| 0FH        | DDR3            | Port 3 direction register                  | R/W        | 00000000 <sub>B</sub> |
| 10H        | PDR4            | Port 4 data register                       | R/W        | XXXX11XX <sub>B</sub> |
| 11H        | DDR4            | Port 4 direction register                  | R/W        | 0000--00 <sub>B</sub> |
| 12H        | PDR5            | Port 5 data register                       | R/W        | 11111111 <sub>B</sub> |
| 13H        | PDR6            | Port 6 data register                       | R          | XXXXXXXX <sub>B</sub> |
| 14H to 21H | (Reserved area) |  |            |                       |
| 22H        | SMC11           | Serial mode control register 1 (UART)      | R/W        | 00000000 <sub>B</sub> |
| 23H        | SRC1            | Serial rate control register (UART)        | R/W        | --011000 <sub>B</sub> |
| 24H        | SSD1            | Serial status and data register (UART)     | R/W        | 00100-1X <sub>B</sub> |
| 25H        | SIDR1/<br>SODR1 | Serial input/output data register (UART)   | R/W        | XXXXXXXX <sub>B</sub> |
| 26H        | SMC12           | Serial mode control register 2 (UART)      | R/W        | --100001 <sub>B</sub> |
| 27H        | CNTR1           | PWM control register 1                     | R/W        | 00000000 <sub>B</sub> |
| 28H        | CNTR2           | PWM control register 2                     | R/W        | 000-0000 <sub>B</sub> |
| 29H        | CNTR3           | PWM control register 3                     | R/W        | -000--- <sub>B</sub>  |
| 2AH        | COMR1           | PWM compare register 1                     | W          | XXXXXXXX <sub>B</sub> |
| 2BH        | COMR2           | PWM compare register 2                     | W          | XXXXXXXX <sub>B</sub> |
| 2CH        | PCR1            | PWC pulse width control register 1         | R/W        | 000--000 <sub>B</sub> |
| 2DH        | PCR2            | PWC pulse width control register 2         | R/W        | 00000000 <sub>B</sub> |
| 2EH        | RLBR            | PWC reload buffer register                 | R/W        | XXXXXXXX <sub>B</sub> |
| 2FH        | SMC21           | Serial mode control register 1 (UART/SIO)  | R/W        | 00000000 <sub>B</sub> |
| 30H        | SMC22           | Serial mode control register 2 (UART/SIO)  | R/W        | 00000000 <sub>B</sub> |
| 31H        | SSD2            | Serial status and data register (UART/SIO) | R/W        | 00001-- <sub>B</sub>  |
| 32H        | SIDR2/<br>SODR2 | Serial data register (UART/SIO)            | R/W        | XXXXXXXX <sub>B</sub> |
| 33H        | SRC2            | Baud rate generator reload register        | R/W        | XXXXXXXX <sub>B</sub> |

(Continued)

# MB89530A Series

| Address                            | Register name   | Register description                      | Write/Read | Initial value          |
|------------------------------------|-----------------|---|------------|------------------------|
| 34 <sub>H</sub>                    | ADC1            | A/D control register 1                    | R/W        | 000000-0 <sub>B</sub>  |
| 35 <sub>H</sub>                    | ADC2            | A/D control register 2                    | R/W        | -0000001 <sub>B</sub>  |
| 36 <sub>H</sub>                    | ADDL            | A/D data register low                     | R/W        | XXXXXXXX <sub>B</sub>  |
| 37 <sub>H</sub>                    | ADDH            | A/D data register high                    | R/W        | -----00 <sub>B</sub>   |
| 38 <sub>H</sub>                    | PPGC2           | PPG2 control register (12-bit PPG)        | R/W        | 00000000 <sub>B</sub>  |
| 39 <sub>H</sub>                    | PRL22           | PPG2 reload register 2 (12-bit PPG)       | R/W        | 0X000000 <sub>B</sub>  |
| 3A <sub>H</sub>                    | PRL21           | PPG2 reload register 1 (12-bit PPG)       | R/W        | XX000000 <sub>B</sub>  |
| 3B <sub>H</sub>                    | PRL23           | PPG2 reload register 3 (12-bit PPG)       | R/W        | XX000000 <sub>B</sub>  |
| 3C <sub>H</sub>                    | TMCR            | 16-bit timer control register             | R/W        | --000000 <sub>B</sub>  |
| 3D <sub>H</sub>                    | TCHR            | 16-bit timer counter register high        | R/W        | 00000000 <sub>B</sub>  |
| 3E <sub>H</sub>                    | TCLR            | 16-bit timer counter register low         | R/W        | 00000000 <sub>B</sub>  |
| 3F <sub>H</sub>                    | EIC1            | External interrupt 1 control register 1   | R/W        | 00000000 <sub>B</sub>  |
| 40 <sub>H</sub>                    | EIC2            | External interrupt 1 control register 2   | R/W        | 00000000 <sub>B</sub>  |
| 41 <sub>H</sub> to 48 <sub>H</sub> | (Reserved area) |   |            |                        |
| 49 <sub>H</sub>                    | DDCR            | DDC select register                       | R/W        | -----0 <sub>B</sub>    |
| 4A <sub>H</sub> , 4B <sub>H</sub>  | (Reserved area) |   |            |                        |
| 4C <sub>H</sub>                    | PPGC1           | PPG1 control register (12-bit PPG)        | R/W        | 00000000 <sub>B</sub>  |
| 4D <sub>H</sub>                    | PRL12           | PPG1 reload register 2 (12-bit PPG)       | R/W        | 0X000000 <sub>B</sub>  |
| 4E <sub>H</sub>                    | PRL11           | PPG1 reload register 1 (12-bit PPG)       | R/W        | XX000000 <sub>B</sub>  |
| 4F <sub>H</sub>                    | PRL13           | PPG1 reload register 3 (12-bit PPG)       | R/W        | XX000000 <sub>B</sub>  |
| 50 <sub>H</sub>                    | IACR            | I <sup>2</sup> C address control register | R/W        | -----000 <sub>B</sub>  |
| 51 <sub>H</sub>                    | IBSR            | I <sup>2</sup> C bus status register      | R          | 00000000 <sub>B</sub>  |
| 52 <sub>H</sub>                    | IBCR            | I <sup>2</sup> C bus control register     | R/W        | 00000000 <sub>B</sub>  |
| 53 <sub>H</sub>                    | ICCR            | I <sup>2</sup> C clock control register   | R/W        | 000XXXX <sub>B</sub>   |
| 54 <sub>H</sub>                    | IADR            | I <sup>2</sup> C address register         | R/W        | -XXXXXXXX <sub>B</sub> |
| 55 <sub>H</sub>                    | IDAR            | I <sup>2</sup> C data register            | R/W        | XXXXXXXX <sub>B</sub>  |
| 56 <sub>H</sub>                    | EIE2            | External interrupt 2 control register     | R/W        | 00000000 <sub>B</sub>  |
| 57 <sub>H</sub>                    | EIF2            | External interrupt 2 flag register        | R/W        | -----0 <sub>B</sub>    |
| 58 <sub>H</sub>                    | RCR1            | 6-bit PPG control register 1              | R/W        | 00000000 <sub>B</sub>  |
| 59 <sub>H</sub>                    | RCR2            | 6-bit PPG control register 2              | R/W        | 0X000000 <sub>B</sub>  |
| 5A <sub>H</sub>                    | CKR             | Clock output control register             | R/W        | -----00 <sub>B</sub>   |
| 5B <sub>H</sub> to 6F <sub>H</sub> | (Reserved area) |   |            |                        |
| 70 <sub>H</sub>                    | SMR             | Serial mode register (SIO)                | R/W        | 00000000 <sub>B</sub>  |
| 71 <sub>H</sub>                    | SDR             | Serial data register (SIO)                | R/W        | XXXXXXXX <sub>B</sub>  |
| 72 <sub>H</sub>                    | PURR0           | Port 0 pull-up resistance register        | R/W        | 11111111 <sub>B</sub>  |
| 73 <sub>H</sub>                    | PURR1           | Port 1 pull-up resistance register        | R/W        | 11111111 <sub>B</sub>  |
| 74 <sub>H</sub>                    | PURR2           | Port 2 pull-up resistance register        | R/W        | 11111111 <sub>B</sub>  |
| 75 <sub>H</sub>                    | PURR3           | Port 3 pull-up resistance register        | R/W        | 11111111 <sub>B</sub>  |
| 76 <sub>H</sub>                    | PURR4           | Port 4 pull-up resistance register        | R/W        | 1111--11 <sub>B</sub>  |
| 77 <sub>H</sub>                    | WREN            | Wild register enable register             | R/W        | --000000 <sub>B</sub>  |

(Continued)

# MB89530A Series

(Continued)

| Address          | Register name | Register description                 | Write/Read        | Initial value         |
|------------------|---------------|--------------------------------------|-------------------|-----------------------|
| 78 <sub>H</sub>  | WROR          | Wild register data test register     | R/W               | --00000 <sub>B</sub>  |
| 79 <sub>H</sub>  | PURR6         | Port 6 pull-up resistance register   | R/W               | ---11111 <sub>B</sub> |
| 7A <sub>H</sub>  | FMCS          | Flash memory control status register | R/W               | 000X00-0 <sub>B</sub> |
| 7B <sub>H</sub>  | ILR1          | Interrupt level setting register 1   | W                 | 11111111 <sub>B</sub> |
| 7C <sub>H</sub>  | ILR2          | Interrupt level setting register 2   | W                 | 11111111 <sub>B</sub> |
| 7D <sub>H</sub>  | ILR3          | Interrupt level setting register 3   | W                 | 11111111 <sub>B</sub> |
| 7E <sub>H</sub>  | ILR4          | Interrupt level setting register 4   | W                 | 11111111 <sub>B</sub> |
| 7F <sub>H</sub>  | ITR           | Interrupt test register              | Access prohibited | XXXXXX00 <sub>B</sub> |
| C80 <sub>H</sub> | WRARH1        | Upper address setting register 1     | R/W               | XXXXXXXX <sub>B</sub> |
| C81 <sub>H</sub> | WRARL1        | Lower address setting register 1     | R/W               | XXXXXXXX <sub>B</sub> |
| C82 <sub>H</sub> | WRDR1         | Data setting register 1              | R/W               | XXXXXXXX <sub>B</sub> |
| C83 <sub>H</sub> | WRARH2        | Upper address setting register 2     | R/W               | XXXXXXXX <sub>B</sub> |
| C84 <sub>H</sub> | WRARL2        | Lower address setting register 2     | R/W               | XXXXXXXX <sub>B</sub> |
| C85 <sub>H</sub> | WRDR2         | Data setting register 2              | R/W               | XXXXXXXX <sub>B</sub> |
| C86 <sub>H</sub> | WRARH3        | Upper address setting register 3     | R/W               | XXXXXXXX <sub>B</sub> |
| C87 <sub>H</sub> | WRARL3        | Lower address setting register 3     | R/W               | XXXXXXXX <sub>B</sub> |
| C88 <sub>H</sub> | WRDR3         | Data setting register 3              | R/W               | XXXXXXXX <sub>B</sub> |
| C89 <sub>H</sub> | WRARH4        | Upper address setting register 4     | R/W               | XXXXXXXX <sub>B</sub> |
| C8A <sub>H</sub> | WRARL4        | Lower address setting register 4     | R/W               | XXXXXXXX <sub>B</sub> |
| C8B <sub>H</sub> | WRDR4         | Data setting register 4              | R/W               | XXXXXXXX <sub>B</sub> |
| C8C <sub>H</sub> | WRARH5        | Upper address setting register 5     | R/W               | XXXXXXXX <sub>B</sub> |
| C8D <sub>H</sub> | WRARL5        | Lower address setting register 5     | R/W               | XXXXXXXX <sub>B</sub> |
| C8E <sub>H</sub> | WRDR5         | Data setting register 5              | R/W               | XXXXXXXX <sub>B</sub> |
| C8F <sub>H</sub> | WRARH6        | Upper address setting register 6     | R/W               | XXXXXXXX <sub>B</sub> |
| C90 <sub>H</sub> | WRARL6        | Lower address setting register 6     | R/W               | XXXXXXXX <sub>B</sub> |
| C91 <sub>H</sub> | WRDR6         | Data setting register 6              | R/W               | XXXXXXXX <sub>B</sub> |

- Description of write/read symbols :

R/W : read/write enabled  
 R : Read only  
 W : Write only

- Description of initial values :

0 : This bit initialized to "0".  
 1 : This bit initialized to "1".  
 X : The initial value of this bit is not determined.  
 M : The initial value of this bit is a mask option.  
 - : This bit is not used.

Note : Do not use reserved spaces.

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

| Parameter                              | Symbol                                | Rating                |                       | Unit | Remarks  |
|--|---------------------------------------|-----------------------|-----------------------|------|--|
|  |                                       | Min                   | Max                   |      |  |
| Supply voltage*1                       | V <sub>CC</sub> ,<br>AV <sub>CC</sub> | V <sub>SS</sub> - 0.3 | V <sub>SS</sub> + 6.0 | V    | MB89535A/537A/538A*2<br>MB89537AC/538AC<br>MB89F538/F538L//P538<br>MB89PV530 |
|  | AVR                                   | V <sub>SS</sub> - 0.3 | V <sub>SS</sub> + 6.0 | V    |  |
| Input voltage*1                        | V <sub>I</sub>                        | V <sub>SS</sub> - 0.3 | V <sub>CC</sub> + 0.3 | V    | Other than P42, P43  |
|  |                                       | V <sub>SS</sub> - 0.3 | V <sub>SS</sub> + 6.0 | V    | P42, P43   |
| Output voltage*1                       | V <sub>O</sub>                        | V <sub>SS</sub> - 0.3 | V <sub>CC</sub> + 0.3 | V    | Other than P42, P43  |
|  |                                       | V <sub>SS</sub> - 0.3 | V <sub>SS</sub> + 6.0 | V    | P42, P43   |
| Maximum clamp current                  | I <sub>CLAMP</sub>                    | - 2.0                 | + 2.0                 | mA   | *3   |
| Total maximum clamp current            | Σ  I <sub>CLAMP</sub>                 | —                     | 20                    | mA   | *3   |
| “L” level maximum output current       | I <sub>OL</sub>                       | —                     | 15                    | mA   |  |
| “L” level average output current       | I <sub>OLAV</sub>                     | —                     | 4                     | mA   | Average value<br>(operating current × operating duty)                        |
| “L” level maximum total output current | ΣI <sub>OL</sub>                      | —                     | 100                   | mA   |  |
| “L” level average total output current | ΣI <sub>OLAV</sub>                    | —                     | 40                    | mA   | Average value<br>(operating current × operating duty)                        |
| “H” level maximum output current       | I <sub>OH</sub>                       | —                     | -15                   | mA   |  |
| “H” level average output current       | I <sub>OHAV</sub>                     | —                     | -4                    | mA   | Average value<br>(operating current × operating duty)                        |
| “H” level maximum total output current | ΣI <sub>OH</sub>                      | —                     | -50                   | mA   |  |
| “H” level average total output current | ΣI <sub>OHAV</sub>                    | —                     | -20                   | mA   | Average value<br>(operating current × operating duty)                        |
| Current consumption                    | P <sub>D</sub>                        | —                     | 300                   | mW   |  |
| Operating temperature                  | T <sub>A</sub>                        | -40                   | +85                   | °C   |  |
| Storage temperature                    | T <sub>stg</sub>                      | -55                   | +150                  | °C   |  |

\*1 : The parameter is based on AV<sub>SS</sub> = V<sub>SS</sub> = 0 V.


\*2 : AV<sub>CC</sub> and V<sub>CC</sub> are to be used at the same potential. AVR should not exceed AV<sub>CC</sub> + 0.3 V.

(Continued)

# MB89530A Series

(Continued)

- \*3 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
  - Care must be taken not to leave the +B input pin open.
  - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
  - Sample recommended circuits :



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

(AVss = Vss = 0 V)


| Parameter             | Symbol                                | Value |                  | Unit | Remarks                              |                           |
|-----------------------|---------------------------------------|-------|------------------|------|--------------------------------------|---------------------------|
|                       |                                       | Min   | Max              |      |                                      |                           |
| Supply voltage        | V <sub>CC</sub> ,<br>AV <sub>CC</sub> | 2.2*  | 5.5              | V    | Range warranted for normal operation | MB89535A<br>MB89537A/538A |
|                       |                                       | 1.5   | 5.5              | V    | RAM status in stop mode              |                           |
|                       |                                       | 2.7*  | 5.5              | V    | Range warranted for normal operation | MB89P538<br>MB89PV530     |
|                       |                                       | 1.5   | 5.5              | V    | RAM status in stop mode              |                           |
|                       |                                       | 3.5   | 5.5              | V    | Range warranted for normal operation | MB89F538                  |
|                       |                                       | 3.0   | 5.5              | V    | RAM status in stop mode              |                           |
|                       |                                       | 2.4   | 3.6              | V    | Range warranted for normal operation | MB89F538L                 |
|                       |                                       | 1.5   | 3.6              | V    | RAM status in stop mode              |                           |
|                       | AVR                                   | 3.5   | AV <sub>CC</sub> | V    |                                      |                           |
| Operating temperature | T <sub>A</sub>                        | -40   | +85              | °C   |                                      |                           |

\* : Varies according to frequency used, and instruction cycle.


Refer to "Operating voltage vs. operating frequency (MB89P538/MB89PV530)", "Operating voltage vs. operating frequency (MB89535A/537A/538A/537AC/538AC)", "Operating voltage vs. operating frequency (MB89F538)" and "5. A/D Converter Electrical Characteristics".

# MB89530A Series


## • Operating voltage vs. operating frequency (MB89P538/MB89PV530)




## • Operating voltage vs. operating frequency (MB89535A/537A/538A/537AC/538AC)



• Operating voltage vs. operating frequency (MB89F538)



• Operating voltage vs. operating frequency (MB89F538L)



# MB89530A Series

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 3. DC Characteristics

### (1) Supply Voltage at 5.0 V (except MB89F538L)

(AV<sub>CC</sub> = V<sub>CC</sub> = 5.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

| Parameter                         | Symbol             | Pin name  | Condition                 | Value                 |     |                       | Unit | Remarks                                       |
|-----------------------------------|--------------------|---|---------------------------|-----------------------|-----|-----------------------|------|---|
|                                   |                    |   |                           | Min                   | Typ | Max                   |      |   |
| "H" level input voltage           | V <sub>IH</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, S11, S12                                    | —                         | 0.7 V <sub>CC</sub>   | —   | V <sub>CC</sub> + 0.3 | V    |   |
|                                   | V <sub>IHS</sub>   | R <sub>ST</sub> , MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | —                         | 0.8 V <sub>CC</sub>   | —   | V <sub>CC</sub> + 0.3 | V    |   |
|                                   | V <sub>IHSMB</sub> | SCL, SDA  | —                         | V <sub>SS</sub> + 1.4 | —   | V <sub>SS</sub> + 5.5 | V    | With SMB input buffer selected*1              |
|                                   | V <sub>IHI2C</sub> |   | —                         | 0.7 V <sub>CC</sub>   | —   | V <sub>SS</sub> + 5.5 | V    | With I <sup>2</sup> C input buffer selected*1 |
| "L" level input voltage           | V <sub>IL</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, S11, S12                                    | —                         | V <sub>SS</sub> - 0.3 | —   | 0.3 V <sub>CC</sub>   | V    |   |
|                                   | V <sub>ILS</sub>   | R <sub>ST</sub> , MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | —                         | V <sub>SS</sub> - 0.3 | —   | 0.2 V <sub>CC</sub>   | V    |   |
|                                   | V <sub>ILSMB</sub> | SCL, SDA  | —                         | V <sub>SS</sub> - 0.3 | —   | V <sub>SS</sub> + 0.6 | V    | With SMB input buffer selected*1              |
|                                   | V <sub>ILI2C</sub> |   | —                         | V <sub>SS</sub> - 0.3 | —   | 0.3 V <sub>CC</sub>   | V    | With I <sup>2</sup> C input buffer selected*1 |
| Open drain output applied voltage | V <sub>D1</sub>    | P50 to P57  | —                         | V <sub>SS</sub> - 0.3 | —   | V <sub>CC</sub> + 0.3 | V    |   |
|                                   | V <sub>D2</sub>    | P42, P43  |                           |                       |     | V <sub>SS</sub> + 5.5 | V    |   |
| "H" level output voltage          | V <sub>OH</sub>    | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47  | I <sub>OH</sub> = -2.0 mA | 4.0                   | —   | —                     | V    |   |
|                                   |                    | P25 to P27  | I <sub>OH</sub> = -3.0 mA |                       |     |                       |      |   |
| "L" level output voltage          | V <sub>OL</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, R <sub>ST</sub>                             | I <sub>OL</sub> = 4.0 mA  | —                     | —   | 0.4                   | V    |   |

(Continued)

# MB89530A Series

( $AV_{CC} = V_{CC} = 5.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter                                     | Symbol     | Pin name  | Condition  | Value |     |     | Unit             | Remarks   |
|---|------------|---|--|-------|-----|-----|------------------|---|
|   |            |   |  | Min   | Typ | Max |                  |   |
| Input leak current (Hi-Z output leak current) | $I_{LI}$   | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64                        | $0.0\text{ V} < V_i < V_{CC}$  | -5    | —   | +5  | $\mu\text{A}$    | With no pull-up resistance specified  |
| Open drain output leak current                | $I_{LIOD}$ | P42, P43  | $0.0\text{ V} < V_i < V_{SS} + 5.5\text{ V}$   | —     | —   | 5   | $\mu\text{A}$    |   |
| Pull-up resistance                            | $R_{UP}$   | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P46, P47*2, P60 to P64, $\overline{RST}$ | —  | 25    | 40  | 100 | $\text{k}\Omega$ | With pull-up resistance specified. The $\overline{RST}$ signal is excluded. |
| Pull-down resistance                          | $R_{DOWN}$ | MOD0, MOD1  | —  | 25    | 40  | 100 | $\text{k}\Omega$ | Only for mask ROM product.  |
| Supply current                                | $I_{CC1}$  | $V_{CC}$  | $F_{CH} = 10.0\text{ MHz}$<br>$V_{CC} = 5.0\text{ V}$<br>$t_{inst} = 0.4\text{ }\mu\text{s}$ | —     | 15  | 20  | $\text{mA}$      | MB89P538/<br>PV530  |
|   |            |   |  | —     | 6   | 10  | $\text{mA}$      | MB89F538  |
|   |            |   |  | —     | 8   | 13  | $\text{mA}$      | MB89535A/7A/8A<br>MB89537AC/<br>538AC                                       |
|   | $I_{CC2}$  |   | $F_{CH} = 10.0\text{ MHz}$<br>$V_{CC} = 5.0\text{ V}$<br>$t_{inst} = 6.4\text{ }\mu\text{s}$ | —     | 5   | 8.5 | $\text{mA}$      | MB89P538/<br>PV530  |
|   |            |   |  | —     | 1.5 | 3   | $\text{mA}$      | MB89F538  |
|   |            |   |  | —     | 1.5 | 3   | $\text{mA}$      | MB89535A/7A/8A<br>MB89537AC/<br>538AC                                       |
|   | $I_{CCS1}$ |   | $F_{CH} = 10.0\text{ MHz}$<br>$V_{CC} = 5.0\text{ V}$<br>$t_{inst} = 0.4\text{ }\mu\text{s}$ | —     | 5   | 7   | $\text{mA}$      | Sleep mode<br>MB89P538/<br>PV530  |
|   |            |   |  | —     | 3   | 5   | $\text{mA}$      | Sleep mode<br>MB89F538  |
|   |            |   |  | —     | 2.5 | 5   | $\text{mA}$      | Sleep mode<br>MB89535A/7A/8A<br>MB89537AC/<br>538AC                         |
|   | $I_{CCS2}$ |   | $F_{CH} = 10.0\text{ MHz}$<br>$V_{CC} = 5.0\text{ V}$<br>$t_{inst} = 6.4\text{ }\mu\text{s}$ | —     | 1.5 | 3   | $\text{mA}$      | Sleep mode<br>MB89P538/<br>PV530  |
|   |            |   |  | —     | 1   | 2   | $\text{mA}$      | Sleep mode<br>MB89F538  |
|   |            |   |  | —     | 1   | 2   | $\text{mA}$      | Sleep mode<br>MB89535A/7A/8A<br>MB89537AC/<br>538AC                         |

(Continued)

# MB89530A Series

(Continued)

( $AV_{CC} = V_{CC} = 5.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ °C}$  to  $+85\text{ °C}$ )

| Parameter         | Symbol             | Pin name   | Condition   | Value |     |     | Unit                      | Remarks  |
|-------------------|--------------------|--|---|-------|-----|-----|---------------------------|--|
|                   |                    |  |   | Min   | Typ | Max |                           |  |
| Supply current    | I <sub>CC</sub> L  | V <sub>CC</sub>  | F <sub>CL</sub> =<br>32.768 kHz<br>V <sub>CC</sub> = 5.0 V<br>T <sub>A</sub> = +25 °C | —     | 3   | 7   | mA                        | Sub mode<br>MB89P538/<br>PV530                           |
|                   |                    |  |   | —     | 400 | 800 | μA                        | Sub mode<br>MB89F538                                     |
|                   |                    |  |   | —     | 50  | 85  | μA                        | Sub mode<br>MB89535A/7A/8A<br>MB89537AC/<br>538AC        |
|                   | I <sub>CC</sub> LS |  | F <sub>CL</sub> =<br>32.768 kHz<br>V <sub>CC</sub> = 5.0 V<br>T <sub>A</sub> = +25 °C | —     | 30  | 50  | μA                        | Sub, sleep mode<br>MB89P538/<br>PV530                    |
|                   |                    |  |   | —     | 15  | 30  | μA                        | Sub, sleep mode<br>MB89F538                              |
|                   |                    |  |   | —     | 15  | 30  | μA                        | Sub, sleep mode<br>MB89535A/7A/8A<br>MB89537AC/<br>538AC |
|                   | I <sub>CC</sub> T  |  | F <sub>CL</sub> =<br>32.768 kHz<br>V <sub>CC</sub> = 5.0 V<br>T <sub>A</sub> = +25 °C | —     | 5   | 15  | μA                        | Watch mode,<br>main stop                                 |
|                   | I <sub>CC</sub> H  |  | T <sub>A</sub> = +25 °C   | —     | 3   | 10  | μA                        | Sub, stop modes  |
| I <sub>A</sub>    | AV <sub>CC</sub>   | F <sub>CH</sub> = 10.0 MHz   | —   | 4     | 6   | mA  | A/D conversion<br>running |  |
| I <sub>AH</sub>   |                    | T <sub>A</sub> = +25 °C  | —   | 1     | 5   | μA  | A/D stopped               |  |
| Input capacitance | C <sub>IN</sub>    | Except V <sub>CC</sub> , V <sub>SS</sub> , AV <sub>CC</sub> , AV <sub>SS</sub> | f = 1 MHz   | —     | 5   | 15  | pF                        |  |

\*1 : The MB89PV530/P538/F538/537AC/538AC have a built-in I<sup>2</sup>C function, and a choice of input buffers by software setting.

MB89535A/537A/538A have no built-in I<sup>2</sup>C functions, and therefore this standard does not apply.

\*2 : For P47 of MB89F538, pull-up resistor is not mounted as this pin is used as MOD2 pin.

# MB89530A Series

## (2) Supply Voltage at 3.0 (V) (except MB89F538)

(AV<sub>CC</sub> = V<sub>CC</sub> = 3.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

| Parameter                         | Symbol             | Pin name  | Condition                 | Value                 |     |                       | Unit | Remarks                                      |
|-----------------------------------|--------------------|---|---------------------------|-----------------------|-----|-----------------------|------|--|
|                                   |                    |   |                           | Min                   | Typ | Max                   |      |  |
| "H" level input voltage           | V <sub>IH</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2                                    | —                         | 0.7 V <sub>CC</sub>   | —   | V <sub>CC</sub> + 0.3 | V    |  |
|                                   | V <sub>IHS</sub>   | R <sub>ST</sub> , MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | —                         | 0.8 V <sub>CC</sub>   | —   | V <sub>CC</sub> + 0.3 | V    |  |
|                                   | V <sub>IHSMB</sub> | SCL, SDA  | —                         | V <sub>SS</sub> + 1.4 | —   | V <sub>SS</sub> + 5.5 | V    | With SMB input buffer selected*              |
|                                   | V <sub>IHI2C</sub> |   | —                         | 0.7 V <sub>CC</sub>   | —   | V <sub>SS</sub> + 5.5 | V    | With I <sup>2</sup> C input buffer selected* |
| "L" level input voltage           | V <sub>IL</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2                                    | —                         | V <sub>SS</sub> - 0.3 | —   | 0.3 V <sub>CC</sub>   | V    |  |
|                                   | V <sub>ILS</sub>   | R <sub>ST</sub> , MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | —                         | V <sub>SS</sub> - 0.3 | —   | 0.2 V <sub>CC</sub>   | V    |  |
|                                   | V <sub>ILSMB</sub> | SCL, SDA  | —                         | V <sub>SS</sub> - 0.3 | —   | V <sub>SS</sub> + 0.6 | V    | With SMB input buffer selected*              |
|                                   | V <sub>ILI2C</sub> |   | —                         | V <sub>SS</sub> - 0.3 | —   | 0.3 V <sub>CC</sub>   | V    | With I <sup>2</sup> C input buffer selected* |
| Open drain output applied voltage | V <sub>D1</sub>    | P50 to P57  | —                         | V <sub>SS</sub> - 0.3 | —   | V <sub>CC</sub> + 0.3 | V    |  |
|                                   | V <sub>D2</sub>    | P42, P43  |                           |                       |     | V <sub>SS</sub> + 5.5 | V    |  |
| "H" level output voltage          | V <sub>OH</sub>    | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47  | I <sub>OH</sub> = -2.0 mA | 2.4                   | —   | —                     | V    |  |
|                                   |                    | P25 to P27  | I <sub>OH</sub> = -3.0 mA |                       |     |                       |      |  |
| "L" level output voltage          | V <sub>OL</sub>    | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, R <sub>ST</sub>                             | I <sub>OL</sub> = 4.0 mA  | —                     | —   | 0.4                   | V    |  |

(Continued)

# MB89530A Series

(Continued)

( $AV_{CC} = V_{CC} = 3.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter                                     | Symbol                            | Pin name   | Condition  | Value |     |               | Unit             | Remarks   |
|---|-----------------------------------|--|--|-------|-----|---------------|------------------|---|
|   |                                   |  |  | Min   | Typ | Max           |                  |   |
| Input leak current (Hi-Z output leak current) | $I_{LI}$                          | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64                 | $0.0\text{ V} < V_I < V_{CC}$  | -5    | —   | +5            | $\mu\text{A}$    | With no pull-up resistance specified  |
| Open drain output leak current                | $I_{LIOD}$                        | P42, P43   | $0.0\text{ V} < V_I < V_{SS} + 5.5\text{ V}$   | —     | —   | 5             | $\mu\text{A}$    |   |
| Pull-up resistance                            | $R_{UP}$                          | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64, $\overline{RST}$ | —  | 25    | 70  | 100           | $\text{k}\Omega$ | With pull-up resistance specified. The $\overline{RST}$ signal is excluded. |
| Pull-down resistance                          | $R_{DOWN}$                        | MOD0, MOD1   | —  | 25    | 70  | 100           | $\text{k}\Omega$ |   |
| Supply current                                | $I_{CC1}$                         | $V_{CC}$   | $F_{CH} = 10.0\text{ MHz}$<br>$t_{inst} = 0.4\text{ }\mu\text{s}$                            | —     | 6   | 10            | $\text{mA}$      | Flash memory programming/erase MB89F538L                                    |
|   | $I_{CC2}$                         |  | $F_{CH} = 10.0\text{ MHz}$<br>$t_{inst} = 6.4\text{ }\mu\text{s}$                            | —     | 1.5 | 3             | $\text{mA}$      |   |
|   | $I_{CCS1}$                        |  | $F_{CH} = 10.0\text{ MHz}$<br>$t_{inst} = 0.4\text{ }\mu\text{s}$                            | —     | 2   | 4             | $\text{mA}$      | Sleep mode  |
|   | $I_{CCS2}$                        |  | $F_{CH} = 10.0\text{ MHz}$<br>$t_{inst} = 6.4\text{ }\mu\text{s}$                            | —     | 1   | 2             | $\text{mA}$      | Sleep mode  |
|   | $I_{CCL}$                         |  | $F_{CL} = 32.768\text{ kHz}$<br>$V_{CC} = 3.0\text{ V}$<br>$T_A = +25\text{ }^\circ\text{C}$ | —     | 1   | 3             | $\text{mA}$      | Sub modes MB89P538/PV530  |
|   |                                   |  |  | —     | 35  | 90            | $\mu\text{A}$    | Sub modes MB89F538L   |
|   |                                   |  |  | —     | 20  | 50            | $\mu\text{A}$    | Sub modes MB89535A/7A/8A MB89537AC/538AC                                    |
|   | $I_{CCLS}$                        |  | $F_{CL} = 32.768\text{ kHz}$<br>$V_{CC} = 3.0\text{ V}$<br>$T_A = +25\text{ }^\circ\text{C}$ | —     | 15  | 30            | $\mu\text{A}$    | Sub, sleep modes  |
|   | $I_{CCT}$                         |  | $F_{CL} = 32.768\text{ kHz}$<br>$V_{CC} = 3.0\text{ V}$<br>$T_A = +25\text{ }^\circ\text{C}$ | —     | 5   | 15            | $\mu\text{A}$    | Watch mode, main stop   |
|   | $I_{CCH}$                         |  | $T_A = +25\text{ }^\circ\text{C}$  | —     | 1   | 5             | $\mu\text{A}$    | Sub, stop modes   |
|   | $I_A$                             | $AV_{CC}$  | $F_{CH} = 10.0\text{ MHz}$   | —     | 1   | 3             | $\text{mA}$      | A/D conversion running  |
| $I_{AH}$                                      | $T_A = +25\text{ }^\circ\text{C}$ |  | —  | 1     | 5   | $\mu\text{A}$ | A/D stopped      |   |
| Input capacitance                             | $C_{IN}$                          | Except $V_{CC}$ , $V_{SS}$ , $AV_{CC}$ , $AV_{SS}$   | $f = 1\text{ MHz}$   | —     | 5   | 15            | $\text{pF}$      |   |

\* : The MB89PV530/P538/F538L/537AC/538AC have a built-in I<sup>2</sup>C function, and a choice of input buffers by software setting.

MB89535A/537A/538A have no built-in I<sup>2</sup>C functions, and therefore this standard does not apply.

# MB89530A Series

## 4. AC Characteristics


### (1) Reset Timing

( $V_{CC} = 5.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter                               | Symbol     | Condition | Value         |     | Unit |
|---|------------|-----------|---------------|-----|------|
|   |            |           | Min           | Max |      |
| $\overline{\text{RST}}$ "L" pulse width | $t_{ZLZH}$ | —         | $48 t_{HCYL}$ | —   | ns   |

Notes: •  $t_{HCYL}$  is the main clock oscillator period.

- If the reset pulse applied to the external reset pin ( $\overline{\text{RST}}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{\text{RST}}$ ).




### (2) Power-on Reset

( $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter          | Symbol    | Condition | Value |     | Unit | Remarks                     |
|--------------------|-----------|-----------|-------|-----|------|-----------------------------|
|                    |           |           | Min   | Max |      |                             |
| Power on time      | $t_r$     | —         | 0.5   | 50  | ms   |                             |
| Power shutoff time | $t_{OFF}$ | —         | 1     | —   | ms   | Waiting time until power-on |

Note : Be sure that the power supply will come on within the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.




## (3) Clock Timing Standards

(AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)


| Parameter                      | Symbol                               | Pin name | Condition | Value |        |      | Unit | Remarks        |
|--------------------------------|--------------------------------------|----------|-----------|-------|--------|------|------|----------------|
|                                |                                      |          |           | Min   | Typ    | Max  |      |                |
| Clock frequency                | F <sub>CH</sub>                      | X0, X1   | —         | 1     | —      | 12.5 | MHz  | Main clock     |
|                                | F <sub>CL</sub>                      | X0A, X1A |           | —     | 32.768 | —    | kHz  | Sub clock      |
| Clock cycle time               | t <sub>H CYL</sub>                   | X0, X1   |           | 80    | —      | 1000 | ns   | Main clock     |
|                                | t <sub>L CYL</sub>                   | X0A, X1A |           | —     | 30.5   | —    | μs   | Sub clock      |
| Input clock pulse width        | P <sub>WH</sub><br>P <sub>WL</sub>   | X0       |           | 20    | —      | —    | ns   | External clock |
|                                | P <sub>WHL</sub><br>P <sub>WLL</sub> | X0A      |           | —     | 15.2   | —    | μs   | External clock |
| Input clock rise,<br>fall time | t <sub>CR</sub><br>t <sub>CF</sub>   | X0       |           | —     | —      | 10   | ns   | External clock |

- X0, X1 timing and application conditions




- Clock application conditions

Using a crystal oscillator  
or  
ceramic oscillator




Using an external clock  
signal




# MB89530A Series

- X0A, X1A timing and application conditions




- Clock application conditions

Using a crystal oscillator  
or  
ceramic oscillator



Using an external clock  
signal



## (4) Instruction Cycle

(AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)


| Parameter  | Symbol            | Rated value   | Unit | Remarks  |
|--|-------------------|---|------|--|
| Instruction cycle<br>(minimum instruction<br>execution time) | t <sub>inst</sub> | 4/F <sub>CH</sub> , 8/F <sub>CH</sub> , 16/F <sub>CH</sub> , 64/F <sub>CH</sub> | μs   | Operating at F <sub>CH</sub> = 12.5 MHz<br>(4/F <sub>CH</sub> )<br>t <sub>inst</sub> = 0.32 μs |
|  |                   | 2/F <sub>CL</sub>   | μs   | Operating at F <sub>CL</sub> = 32.768 kHz<br>t <sub>inst</sub> = 61.036 μs                     |

## (5) Serial I/O Timing

( $V_{CC} = 5.0\text{ V}$ ,  $A/V_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter                           | Symbol     | Pin name         | Condition                | Value        |      | Unit          |
|-------------------------------------|------------|------------------|--------------------------|--------------|------|---------------|
|                                     |            |                  |                          | Min          | Max  |               |
| Serial clock cycle time             | $t_{SCYC}$ | SCK, UCK         | Internal clock operation | $2 t_{inst}$ | —    | $\mu\text{s}$ |
| SCK $\downarrow$ →SO                | $t_{SLOV}$ | SCK, SO, UCK, UO |                          | -200         | +200 | ns            |
| Valid SI→SCK $\uparrow$             | $t_{IVSH}$ | SI, SCK, UI, UCK |                          | 200          | —    | ns            |
| SCK $\uparrow$ →valid SI hold time  | $t_{SHIX}$ | SCK, SI, UCK, UI |                          | 200          | —    | ns            |
| Serial clock "H" pulse width        | $t_{SHSL}$ | SCK, UCK         | External clock operation | $1 t_{inst}$ | —    | $\mu\text{s}$ |
| Serial clock "L" pulse width        | $t_{SLSH}$ |                  |                          | $1 t_{inst}$ | —    | $\mu\text{s}$ |
| SCK $\downarrow$ →SO time           | $t_{SLOV}$ | SCK, SO, UCK, UO |                          | 0            | 200  | ns            |
| Valid SI→SCK $\uparrow$             | $t_{IVSH}$ | SI, SCK, UI, UCK |                          | 200          | —    | ns            |
| SCK $\uparrow$ → valid SI hold time | $t_{SHIX}$ | SCK, SI, UCK, UI | 200                      | —            | ns   |               |

Note : For  $t_{inst}$  refer to "(4) Instruction Cycle".




# MB89530A Series

## (6) Peripheral Input Timing

( $V_{CC} = 5.0\text{ V}$ ,  $A_{VSS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

| Parameter                                | Symbol     | Pin name  | Condition | Value          |     | Unit          |
|--|------------|---|-----------|----------------|-----|---------------|
|  |            |   |           | Min            | Max |               |
| Peripheral input "H" level pulse width 1 | $t_{LIH1}$ | INT10 to INT13,<br>INT20 to INT27,<br>EC, PWC, PWCK | —         | $2 t_{inst}$   | —   | $\mu\text{s}$ |
| Peripheral input "L" level pulse width 1 | $t_{LIL1}$ |   | —         | $2 t_{inst}$   | —   | $\mu\text{s}$ |
| Peripheral input "H" level pulse width 2 | $t_{LIH2}$ | ADST  | —         | $2^8 t_{inst}$ | —   | $\mu\text{s}$ |
| Peripheral input "L" level pulse width 2 | $t_{LIL2}$ |   | —         | $2^8 t_{inst}$ | —   | $\mu\text{s}$ |

Note : For  $t_{inst}$  refer to "(4) Instruction Cycle".



## (7) I<sup>2</sup>C Timing


(V<sub>CC</sub> = 5.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

| Parameter                                 | Symbol             | Pin name   | Condition | Value   |   | Unit | Remarks     |
|---|--------------------|------------|-----------|---|---|------|-------------|
|   |                    |            |           | Min   | Max   |      |             |
| Start condition output                    | t <sub>STA</sub>   | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times m \times n - 20$       | $\frac{1}{4} t_{inst} \times m \times n + 20$       | ns   | Master only |
| Stop condition output                     | t <sub>STO</sub>   | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times (m \times n + 8) - 20$ | $\frac{1}{4} t_{inst} \times (m \times n + 8) + 20$ | ns   | Master only |
| Start condition detection                 | t <sub>STA</sub>   | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times 6 + 40$                | —   | ns   |             |
| Stop condition detection                  | t <sub>STO</sub>   | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times 6 + 40$                | —   | ns   |             |
| Restart condition output                  | t <sub>STASU</sub> | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times (m \times n + 8) - 20$ | $\frac{1}{4} t_{inst} \times (m \times n + 8) + 20$ | ns   | Master only |
| Restart condition detection               | t <sub>STASU</sub> | SCL<br>SDA | —         | $\frac{1}{4} t_{inst} \times 4 + 40$                | —   | ns   |             |
| SCL output "L" width                      | t <sub>LOW</sub>   | SCL        | —         | $\frac{1}{4} t_{inst} \times m \times n - 20$       | $\frac{1}{4} t_{inst} \times m \times n + 20$       | ns   | Master only |
| SCL output "H" width                      | t <sub>HIGH</sub>  | SCL        | —         | $\frac{1}{4} t_{inst} \times (m \times n + 8) - 20$ | $\frac{1}{4} t_{inst} \times (m \times n + 8) + 20$ | ns   | Master only |
| SDA output delay time                     | t <sub>DO</sub>    | SDA        | —         | $\frac{1}{4} t_{inst} \times 4 - 20$                | $\frac{1}{4} t_{inst} \times 4 + 20$                | ns   |             |
| Setup after SDA output interrupt interval | t <sub>DOSU</sub>  | SDA        | —         | $\frac{1}{4} t_{inst} \times 4 - 20$                | —   | ns   |             |
| SCL input "L" width                       | t <sub>LOW</sub>   | SCL        | —         | $\frac{1}{4} t_{inst} \times 6 + 40$                | —   | ns   |             |
| SCL input "H" width                       | t <sub>HIGH</sub>  | SCL        | —         | $\frac{1}{4} t_{inst} \times 2 + 40$                | —   | ns   |             |
| SDA input setup                           | t <sub>SU</sub>    | SDA        | —         | 40  | —   | ns   |             |
| SDA input hold                            | t <sub>HO</sub>    | SDA        | —         | 0   | —   | ns   |             |


Notes : • For t<sub>inst</sub> refer to "(4) Instruction Cycle".

- The value "m" in the above table is the value from the shift clock frequency setting bits (CS4, CS3) in the I<sup>2</sup>C clock control register "ICCR". For details, refer to the register description in the hardware manual.
- The value 'n' in the above table is the value from the shift clock frequency setting bits (CS2, CS0) in the I<sup>2</sup>C clock control register "ICCR". For details, refer to the register description in the hardware manual.
- t<sub>DOSU</sub> appears when the interrupt period is longer than the SCL "L" width.
- The rated values for SDA and SCL assume a start up time of 0 ns.

- I<sup>2</sup>C interface [Data sending (master/slave) ]



- I<sup>2</sup>C interface [Data receiving (master/slave) ]



## 5. A/D Converter Electrical Characteristics

### (1) MB89535A/537A/537AC/538A/538AC/P538/PV530

( $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

| Parameter                        | Symbol           | Pin name | Condition              | Value                      |                            |                            | Unit | Remarks                            |
|----------------------------------|------------------|----------|------------------------|----------------------------|----------------------------|----------------------------|------|------------------------------------|
|                                  |                  |          |                        | Min                        | Typ                        | Max                        |      |                                    |
| Resolution capability            | —                | —        | —                      | —                          | —                          | 10                         | bit  | AV <sub>CC</sub> = V <sub>CC</sub> |
| Total error                      |                  |          | —                      | —                          | ±3.0                       | LSB                        |      |                                    |
| Linear error                     |                  |          | —                      | —                          | ±2.5                       | LSB                        |      |                                    |
| Differential linear error        |                  |          | —                      | —                          | ±1.9                       | LSB                        |      |                                    |
| Zero transition voltage          | V <sub>OT</sub>  | —        | AVR = AV <sub>CC</sub> | AV <sub>SS</sub> – 1.5 LSB | AV <sub>SS</sub> + 0.5 LSB | AV <sub>SS</sub> + 2.5 LSB | V    |                                    |
| Full scale transition voltage    | V <sub>FST</sub> |          | AVR – 3.5 LSB          | AVR – 1.5 LSB              | AVR + 1.5 LSB              | V                          |      |                                    |
| Inter-channel variation          | —                | —        | —                      | —                          | —                          | 4.0                        | LSB  |                                    |
| Conversion time                  | —                |          | —                      | 60 t <sub>inst</sub>       | —                          | —                          | μs   | *                                  |
| Sampling time                    | —                |          | —                      | 16 t <sub>inst</sub>       | —                          | —                          | μs   |                                    |
| Analog input current             | I <sub>AIN</sub> |          | AN0 to AN7             | —                          | —                          | —                          | 10   | μA                                 |
| Analog input voltage             | V <sub>AIN</sub> | —        | —                      | 0                          | —                          | AVR                        | V    |                                    |
| Reference voltage                | —                |          | AV <sub>SS</sub> + 3.5 | —                          | —                          | AV <sub>CC</sub>           | V    |                                    |
| Reference voltage supply current | I <sub>R</sub>   | AVR      | A/D running            | —                          | 400                        | —                          | μA   |                                    |
|                                  | I <sub>RH</sub>  |          | A/D off                | —                          | —                          | 5                          | μA   |                                    |

\* : Includes sampling time.

Note : For t<sub>inst</sub> refer to “4. AC Characteristics (4) Instruction Cycle”.

### (2) MB89F538

( $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

| Parameter                        | Symbol           | Pin name | Condition              | Value                      |                            |                            | Unit | Remarks                            |
|----------------------------------|------------------|----------|------------------------|----------------------------|----------------------------|----------------------------|------|------------------------------------|
|                                  |                  |          |                        | Min                        | Typ                        | Max                        |      |                                    |
| Resolution capability            | —                | —        | —                      | —                          | —                          | 10                         | bit  | AV <sub>CC</sub> = V <sub>CC</sub> |
| Total error                      |                  |          | —                      | —                          | ±5.0                       | LSB                        |      |                                    |
| Linear error                     |                  |          | —                      | —                          | ±2.5                       | LSB                        |      |                                    |
| Differential linear error        |                  |          | —                      | —                          | ±1.9                       | LSB                        |      |                                    |
| Zero transition voltage          | V <sub>OT</sub>  | —        | AVR = AV <sub>CC</sub> | AV <sub>SS</sub> – 1.5 LSB | AV <sub>SS</sub> + 0.5 LSB | AV <sub>SS</sub> + 4.5 LSB | V    |                                    |
| Full scale transition voltage    | V <sub>FST</sub> |          | AVR – 6.5 LSB          | AVR – 1.5 LSB              | AVR + 1.5 LSB              | V                          |      |                                    |
| Inter-channel variation          | —                | —        | —                      | —                          | —                          | 4.0                        | LSB  |                                    |
| Conversion time                  | —                |          | —                      | 60 t <sub>inst</sub>       | —                          | —                          | μs   | *                                  |
| Sampling time                    | —                |          | —                      | 16 t <sub>inst</sub>       | —                          | —                          | μs   |                                    |
| Analog input current             | I <sub>AIN</sub> |          | AN0 to AN7             | —                          | —                          | —                          | 10   | μA                                 |
| Analog input voltage             | V <sub>AIN</sub> | —        | —                      | 0                          | —                          | AVR                        | V    |                                    |
| Reference voltage                | —                |          | AV <sub>SS</sub> + 3.5 | —                          | —                          | AV <sub>CC</sub>           | V    |                                    |
| Reference voltage supply current | I <sub>R</sub>   | AVR      | A/D running            | —                          | 400                        | —                          | μA   |                                    |
|                                  | I <sub>RH</sub>  |          | A/D off                | —                          | —                          | 5                          | μA   |                                    |

\* : Includes sampling time.

Note : For t<sub>inst</sub> refer to “4. AC Characteristics (4) Instruction Cycle”.

# MB89530A Series

## (3) MB89F538L

( $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

| Parameter                        | Symbol    | Pin name   | Condition               | Value                       |                             |                             | Unit          | Remarks            |  |
|----------------------------------|-----------|------------|-------------------------|-----------------------------|-----------------------------|-----------------------------|---------------|--------------------|--|
|                                  |           |            |                         | Min                         | Typ                         | Max                         |               |                    |  |
| Resolution capability            | —         | —          | —                       | —                           | —                           | 10                          | bit           | $AV_{CC} = V_{CC}$ |  |
| Total error                      |           |            | —                       | —                           | $\pm 3.0$                   | LSB                         |               |                    |  |
| Linear error                     |           |            | —                       | —                           | $\pm 2.5$                   | LSB                         |               |                    |  |
| Differential linear error        |           |            | —                       | —                           | $\pm 1.9$                   | LSB                         |               |                    |  |
| Zero transition voltage          | $V_{OT}$  | —          | $AVR = AV_{CC}$         | $AV_{SS} - 1.5 \text{ LSB}$ | $AV_{SS} + 0.5 \text{ LSB}$ | $AV_{SS} + 2.5 \text{ LSB}$ | V             |                    |  |
| Full scale transition voltage    | $V_{FST}$ |            | $AVR - 3.5 \text{ LSB}$ | $AVR - 1.5 \text{ LSB}$     | $AVR + 1.5 \text{ LSB}$     | V                           |               |                    |  |
| Inter-channel variation          | —         |            | —                       | —                           | 4.0                         | LSB                         |               |                    |  |
| Conversion time                  | —         | —          | —                       | —                           | $60 t_{inst}$               | —                           | $\mu\text{s}$ | *                  |  |
| Sampling time                    | —         |            |                         | —                           | $16 t_{inst}$               | —                           | $\mu\text{s}$ |                    |  |
| Analog input current             | $I_{AIN}$ | AN0 to AN7 | —                       | —                           | —                           | 10                          | $\mu\text{A}$ |                    |  |
| Analog input voltage             | $V_{AIN}$ |            |                         | 0                           | —                           | AVR                         | V             |                    |  |
| Reference voltage                | —         | AVR        | —                       | $AV_{SS} + 2.4$             | —                           | $AV_{CC}$                   | V             |                    |  |
| Reference voltage supply current | $I_R$     |            |                         | A/D running                 | —                           | 200                         | —             | $\mu\text{A}$      |  |
|                                  | $I_{RH}$  |            |                         | A/D off                     | —                           | —                           | 5             | $\mu\text{A}$      |  |

\* : Includes sampling time

## (4) A/D Converter Terms and Definitions

- **Resolution**

The level of analog variation that can be distinguished by the A/D converter.

- **Linear error (unit : LSB)**


The deviation between the value along a straight line connecting the zero transition point (“00 0000 0000” ←→ “00 0000 0001”) of a device and the full-scale transition point (“11 1111 1110” ←→ “11 1111 1111”), compared with the actual conversion values obtained.

- **Differential linear error (Unit : LSB)**

The deviation from the theoretical input voltage required to produce a change of 1 LSB in output code.

- **Total error (Unit : LSB)**





The difference between theoretical conversion value and actual conversion value.



(Continued)

# MB89530A Series

(Continued)




$$\text{Analog input linear error in digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times N + V_{OT}\}}{1 \text{ LSB}}$$

$$\text{Differential linear error in digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

## (5) Precautionary Information

### • Input Impedance of Analog Input Pins

The A/D converter of MB89530A has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 8 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to 10 kΩ or less.



### • About error

The smaller the absolute value  $|AVR - AV_{SS}|$  is, the greater the relative error becomes.

# MB89530A Series

## 6. Flash Memory


- Flash memory programming/erase characteristics

| Parameter           |  | Conditions   | Value |     |      | Unit          | Remarks |
|---------------------|--|--|-------|-----|------|---------------|---------|
|                     |  |  | Min   | Typ | Max  |               |         |
| Sector erase time   | Per 1 sector,<br>Constant value independent<br>with sector capacitance | $T_A = +25\text{ }^\circ\text{C}$ ,<br>$V_{CC} = 5.0\text{ V}$ | —     | 1   | 15   | s             | *       |
| Programming time    | Per 1 byte   |  | —     | 8   | 3600 | $\mu\text{s}$ |         |
| Chip erase time     |  |  | —     | 5   | —    | s             | *       |
| Program/Erase cycle |  | —  | 10000 | —   | —    | cycle         |         |


\* : Excludes internal programming time before erase.

## EXAMPLE CHARACTERISTICS (MB89538A)


### (1) Power Supply Current (External Clock)



### (2) "H" Level Input Voltage/ "L" Level Input Voltage (CMOS Input)




### (3) "H" Level Input Voltage / "L" Level Input Voltage (Hysteresis Input)




# MB89530A Series


## (4) Pull-up Resistor Value




## (5) "H" Level Output Voltage



## (6) "L" Level Output Voltage



## (7) AD Converter Characteristic Example



# MB89530A Series

## ■ MASK OPTIONS

| No | Part number   | MB89535A<br>MB89537A<br>MB89537AC<br>MB89538A<br>MB89538AC | MB89F538-101<br>MB89F538-201<br>MB89F538L-101<br>MB89F538L-201   | MB89P538-101<br>MB89P538-201           | MB89PV530-101<br>MB89PV530-201         |
|----|---|--|--|--|--|
|    | Method of specification   | Specify at time of mask order                              | Setting not possible   | Setting not possible                   | Setting not possible                   |
| 1  | Main clock<br>Select oscillator<br>stabilization wait period<br>( $F_{CH}^* = 10 \text{ MHz}$ )<br>approx. $2^{14}/F_{CH}^*$<br>(approx.1.6 ms)<br>approx. $2^{17}/F_{CH}^*$<br>(approx.13.1 ms)<br>approx. $2^{18}/F_{CH}^*$<br>(approx.26.2 ms) | Selection available  | $2^{18}/F_{CH}^*$<br>(approx. 26.2 ms)   | $2^{18}/F_{CH}^*$<br>(approx. 26.2 ms) | $2^{18}/F_{CH}^*$<br>(approx. 26.2 ms) |
| 2  | Clock mode selection<br>• 2-system clock mode<br>• 1-system clock mode  | Selection available  | <ul style="list-style-type: none"> <li>• 101 : 1-system clock mode</li> <li>• 201 : 2-system clock mode</li> </ul> |  |  |

\* :  $F_{CH}$ : Main clock frequency


# MB89530A Series


## ■ ORDERING INFORMATION

| Part number   | Package     | Remarks   |
|---|-------------|---|
| MB89535AP<br>MB89537AP<br>MB89537ACP<br>MB89538AP<br>MB89538ACP<br>MB89P538-101P<br>MB89P538-201P<br>MB89F538-101P<br>MB89F538-201P<br>MB89F538L-101P<br>MB89F538L-201P                       | DIP-64P-M01 | MB89535AP, MB89537AP and MB89538AP do not have I <sup>2</sup> C functions.          |
| MB89535APF<br>MB89537APF<br>MB89537ACPF<br>MB89538APF<br>MB89538ACPF<br>MB89P538-101PF<br>MB89P538-201PF<br>MB89F538-101PF<br>MB89F538-201PF<br>MB89F538L-101PF<br>MB89F538L-201PF            | FPT-64P-M06 | MB89535APF, MB89537APF and MB89538APF do not have I <sup>2</sup> C functions.       |
| MB89535APMC<br>MB89537APMC<br>MB89537ACPMC<br>MB89538APMC<br>MB89538ACPMC<br>MB89P538-101PMC<br>MB89P538-201PMC<br>MB89F538-101PMC<br>MB89F538-201PMC<br>MB89F538L-101PMC<br>MB89F538L-201PMC | FPT-64P-M23 | MB89535APMC, MB89537APMC and MB89538APMC do not have I <sup>2</sup> C functions.    |
| MB89535APMC1<br>MB89537APMC1<br>MB89537ACPMC1<br>MB89538APMC1<br>MB89538ACPMC1  | FPT-64P-M24 | MB89535APMC1, MB89537APMC1 and MB89538APMC1 do not have I <sup>2</sup> C functions. |
| MB89535APV4<br>MB89537APV4<br>MB89537ACPV4<br>MB89538APV4<br>MB89538ACPV4<br>MB89F538L-101PV4<br>MB89F538L-201PV4   | LCC-64P-M19 | MB89535APV4, MB89537APV4, and MB89538APV4 do not have I <sup>2</sup> C functions.   |
| MB89PV530-101C<br>MB89PV530-201C  | MDP-64C-P02 |   |
| MB89PV530-101CF<br>MB89PV530-201CF  | MQP-64C-P01 |   |

# MB89530A Series

## ■ PACKAGE DIMENSIONS


|   |                                |                |  |
|---|--------------------------------|----------------|--|
|  <p>64-pin plastic SH-DIP</p> <p>(DIP-64P-M01)</p> | Lead pitch                     | 1.778mm(70mil) |  |
|   | Package width × package length | 17 × 58 mm     |  |
|   | Sealing method                 | Plastic mold   |  |
|   | Mounting height                | 5.65 mm MAX    |  |
|   |                                |                |  |
|   |                                |                |  |




Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series


|   |                                |                      |
|---|--------------------------------|----------------------|
| <p>64-pin plastic LQFP</p>  <p>(FPT-64P-M24)</p> | Lead pitch                     | 0.50 mm              |
|   | Package width × package length | 10.0 × 10.0 mm       |
|   | Lead shape                     | Gullwing             |
|   | Sealing method                 | Plastic mold         |
|   | Mounting height                | 1.70 mm MAX          |
|   | Weight                         | 0.32 g               |
|   | Code (Reference)               | P-LFQFP64-10×10-0.50 |




Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series


|  |                                |                    |
|--|--------------------------------|--------------------|
| <p>64-pin plastic QFP</p>  <p>(FPT-64P-M06)</p> | Lead pitch                     | 1.00 mm            |
|  | Package width × package length | 14 × 20 mm         |
|  | Lead shape                     | Gullwing           |
|  | Sealing method                 | Plastic mold       |
|  | Mounting height                | 3.35 mm MAX        |
|  | Code (Reference)               | P-QFP64-14×20-1.00 |
|  |                                |                    |




Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series


|   |                                |                      |
|---|--------------------------------|----------------------|
| <p>64-pin plastic LQFP</p>  <p>(FPT-64P-M23)</p> | Lead pitch                     | 0.65 mm              |
|   | Package width × package length | 12.0 × 12.0 mm       |
|   | Lead shape                     | Gullwing             |
|   | Sealing method                 | Plastic mold         |
|   | Mounting height                | 1.70 mm MAX          |
|   | Code (Reference)               | P-LFQFP64-12×12-0.65 |
|   |                                |                      |




Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series


|  |                                |                   |
|--|--------------------------------|-------------------|
| <p>64-pin plastic BCC</p>  <p>(LCC-64P-M19)</p> | Lead pitch                     | 0.50 mm           |
|  | Package width × package length | 9.00 mm × 9.00 mm |
|  | Sealing method                 | Plastic mold      |
|  | Mounting height                | 0.80 mm MAX       |
|  | Weight                         | 0.10g             |
|  |                                |                   |




Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series

|   |                          |                  |  |
|---|--------------------------|------------------|--|
| <p style="text-align: center;">64-pin ceramic MDIP</p>  <p style="text-align: center;">(MDP-64C-P02)</p> | Lead pitch               | 1.778mm (70mil)  |  |
|   | Row spacing              | 19.05mm (750mil) |  |
|   | Motherboard material     | Ceramic          |  |
|   | Mounted packing material | Plastic          |  |
|   |                          |                  |  |
|   |                          |                  |  |





Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB89530A Series

(Continued)

|   |                          |          |  |
|---|--------------------------|----------|--|
| <p>64-pin ceramic MQFP</p>  <p>(MQP-64C-P01)</p> | Lead pitch               | 1.00 mm  |  |
|   | Lead shape               | Straight |  |
|   | Motherboard material     | Ceramic  |  |
|   | Mounted package material | Plastic  |  |
|   |                          |          |  |
|   |                          |          |  |



Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

## ■ MAIN CHANGES IN THIS EDITION

| Page | Section   | Change Results   |
|------|---|--|
| —    | —   | Added the part number.<br>MB89F538L  |
| —    | —   | Changed the package code.<br>FPT-64P-M03 → FPT-64P-M24<br>FPT-64P-M09 → FPT-64P-M23<br>Deleted LCC-64P-M16 . |
| 19   | ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538/F538L                | Deleted the “6. ROM Programmer Adaptor and Recommended ROM Programmers”.                                     |
| 20   | ■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS      | Deleted the “• ROM writer adapters”.   |
| 22   | ■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS                              | Deleted the “• Writer adapter”.  |
| 49   | ■ ELECTRICAL CHARACTERISTICS<br>5. A/D Converter Electrical Characteristics | Changed the unit of Zero transition voltage and Full scale transition voltage<br>mV → V                      |
| 53   |   | Changed the figure of “• Input Impedance of Analog Input Pins”.  |

# MB89530A Series

| Page | Section                | Change Results   |
|------|------------------------|--|
| 59   | ■ ORDERING INFORMATION | Added the order informations.<br>MB89F538L-101P, MB89F538L-201P<br>MB89F538L-101PF, MB89F538L-201PF<br>MB89F538L-101PMC, MB89F538L-201PMC<br>MB89F538L-101PV4, MB89F538L-201PV4  |
|      |                        | Changed the order informations.<br>MB89P538P-101 → MB89P538-101P<br>MB89P538P-201 → MB89P538-201P<br>MB89F538P-101 → MB89F538-101P<br>MB89F538P-201 → MB89F538-201P<br>MB89P538PF-101 → MB89P538-101PF<br>MB89P538PF-201 → MB89P538-201PF<br>MB89F538PF-101 → MB89F538-101PF<br>MB89F538PF-201 → MB89F538-201PF<br>MB89535APFM → MB89535APMC<br>MB89537APFM → MB89537APMC<br>MB89537ACPFM → MB89537ACPMC<br>MB89538APFM → MB89538APMC<br>MB89538ACPFM → MB89538ACPMC<br>MB89P588PFM-101 → MB89P538-101PMC<br>MB89P588PFM-201 → MB89P538-201PMC<br>MB89F538PFM-101 → MB89F538-101PMC<br>MB89F538PFM-201 → MB89F538-201PMC<br>MB89535APFV → MB89535APMC1<br>MB89537APFV → MB89537APMC1<br>MB89537ACPFV → MB89537ACPMC1<br>MB89538APFV → MB89538APMC1<br>MB89538ACPFV → MB89538ACPMC1<br>MB89PV530C-101 → MB89PV530-101C<br>MB89PV530C-201 → MB89PV530-201C<br>MB89PV530CF-101 → MB89PV530-101CF<br>MB89PV530CF-201 → MB89PV530-201CF |
| 61   | ■ PACKAGE DIMENSIONS   | Changed the package figure.<br>FPT-64P-M03 → FPT-64P-M24   |
| 63   |                        | Changed the package figure.<br>FPT-64P-M09 → FPT-64P-M23   |

The vertical lines marked in the left side of the page show the changes.

**MEMO**

**MEMO**

**MEMO**

# MB89530A Series

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,  
Shinjuku-ku, Tokyo 163-0722, Japan  
Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fmal.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.