

# Low-Power Two Modulus Prescaler

**ELECTRICALLY TESTED PER:  
MPG 12515**

The 12515 is a two-modulus prescaler which will divide by 32 and 33. An internal regulator is provided to allow this device to be used over a wide range of power-supply voltages. This device may be operated by applying a supply voltage of 5.0 Vdc  $\pm$  10% at pin 7 or by applying an unregulated voltage from 5.5 Vdc to 9.5 Vdc to pin 8.

- 225 MHz Toggle Frequency
- Low-Power — 7.5 mA Max at 6.8 V
- Control Input and Output are Compatible with Standard CMOS
- Connecting Pins 2 and 3 Allows Driving One TTL Load
- Supply Voltage 4.5 V to 9.5 V

ABSOLUTE MAXIMUM RATINGS	Symbol	Min.	Max.	Units
Regulated Voltage, Pin 7	V <sub>REG</sub>		+8.0	V <sub>dc</sub>
Power Supply Voltage, Pin 8	V <sub>CC</sub>		+10	V <sub>dc</sub>
Input Voltage	V <sub>IN</sub>		+2.0	V <sub>dc</sub>
Operating Temperature Range	T <sub>A</sub>	-55	+125	°C
Storage Temperature Range	T <sub>stg</sub>	-65	+175	°C

**PIN ASSIGNMENTS**

FUNCTION	DIL	BURN-IN (CONDITION C)
Control Input	1	V <sub>CC</sub>
Active Pullup	2	3.01 k $\Omega$ to V <sub>CC</sub>
Output	3	3.01 k $\Omega$ to V <sub>CC</sub>
Gnd	4	GND
Signal Input	5	6.19 k $\Omega$ to V <sub>CC</sub>
Signal Gnd	6	OPEN
V <sub>REG</sub>	7	OPEN
V <sub>CC</sub>	8	V <sub>CC</sub>

**BURN - IN CONDITIONS:  
V<sub>CC</sub> = 6.5 V MAX/ 5.5 V MIN**

**Military 12515**




**AVAILABLE AS**


- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 12515/BXAJC

**X = CASE OUTLINE AS FOLLOWS:**

**PACKAGE: CERDIP: P**



**LOGIC DIAGRAM**






Figure 1. Minimum/Maximum Amp., Maximum/Minimum Frequency






Figure 2. Setup and Hold Control Modulus, Clock to Output Delay (Information Only)



Set 1 of Modulus:



Set 0 of Modulus:






Figure 3. Test Circuit Waveforms (Information Only)



P1 = 400 mV above and below \* point (for static testing only). Rise and Fall times of test waveforms must be less than 20 ns.  
 \* Device internal bias point.



P1 = 400 mV above and below \* point (for static testing only). Rise and Fall times of test waveforms must be less than 20 ns.  
 \* Device internal bias point.

6

Figure 4. Test Waveforms

# 12515 QUIESCENT LIMIT TABLE

Test Temperature	Test Voltage Values (Volts)										Test Current Values			Divide by Function	
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IR</sub>	V <sub>LL</sub>	V <sub>CH/CM1</sub>	V <sub>IM/CM2</sub>	V <sub>CL</sub>	V <sub>CC</sub>	GND	I <sub>OL</sub>	I <sub>CH</sub>	+N	+N + 1		
T <sub>A</sub> = 25 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33		
T <sub>A</sub> = 125 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33		
T <sub>A</sub> = -55 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33		

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW								
		+ 25 °C		+ 125 °C		- 55 °C			V <sub>IH</sub>	V <sub>CH</sub>	V <sub>IM/CM2</sub>	V <sub>CL</sub>	C1	P1	I <sub>OH</sub> /I <sub>OL</sub>	GND	P.U.T.
		Subgroup 1 Min	Subgroup 1 Max	Subgroup 2 Min	Subgroup 2 Max	Subgroup 3 Min	Subgroup 3 Max										
** V <sub>OH</sub>	High Voltage Output	2.5		2.5		2.5		V	1			7	6	5	2,3 (I <sub>OH</sub> )	4	2,3
* V <sub>OL</sub>	Low Voltage Output		0.5		0.5		0.5	V	1			7	6	5	2,3 (I <sub>OL</sub> )	4	2,3
** I <sub>SC</sub>	Short Circuit Current	-5.0	-16.5	-5.0	-16.5	-5.0	-16.5	mA	1	7			6	5		2,3,4	2,3
* I <sub>IM</sub>	Input Current High		0.1		0.1		0.1	mA				1	7,8	6		4	1
* I <sub>CH</sub>	Power Supply Current		7.2		7.2		7.2	mA	1	7			6	5		4	7
* I <sub>CM</sub>	Power Supply Current		7.8		7.8		7.8	mA	1				6	5		4	8

\* Precondition Low, Pins 2 and 3 wired together.

\*\* Precondition High, Pins 2 and 3 wired together.

# 12515 QUIESCENT LIMIT TABLE

Test Temperature	Test Voltage Values (Volts)										Test Current Values		Divide by Function	
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IR</sub>	V <sub>LL</sub>	V <sub>CH/CM1</sub>	V <sub>IM/CM2</sub>	V <sub>CL</sub>	V <sub>CC</sub>	GND	I <sub>OL</sub>	I <sub>CH</sub>	+N	+N + 1	
T <sub>A</sub> = 25 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33	
T <sub>A</sub> = 125 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33	
T <sub>A</sub> = -55 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 μA	+32	+33	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW								
		+25 °C		+125 °C		-55 °C			Pinouts referenced are for DIL package, check Pin Assignments P1 per figure 4, Output Load = 0.1 μF to Gnd								
		Subgroup 1 Min	Subgroup 1 Max	Subgroup 2 Min	Subgroup 2 Max	Subgroup 3 Min	Subgroup 3 Max		VR	VR2	VCH	VIR	V <sub>LL</sub>	C1	P1	GND	P.U.T.
V <sub>R</sub>	High Voltage Output	3.5	4.5	3.5	4.5	4.0	5.0	V	7		<sup>8</sup> (V <sub>CH1</sub> )						7
V <sub>R2</sub>	Low Voltage Output	4.0	4.5	3.3	4.5	4.0	5.0	V		7	<sup>8</sup> (V <sub>CH2</sub> )						7
* I <sub>JR</sub>	Short Circuit Current	-5.0	-16.5	-5.0	-16.5	-5.0	-16.5	mA			7.8	1	6	5	4	1	
* I <sub>IL</sub>	Input Current High	0.1	0.1	0.1	0.1	0.1	0.1	mA			7.8		1	6	5	4	1

\* Precondition Low, Pins 2 and 3 wired together.

# 12515 QUIESCENT LIMIT TABLE

Test Temperature	Test Voltage Values (Volts)											Test Current Values		Divide by Function	
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IR</sub>	V <sub>LL</sub>	V <sub>CH/CM1</sub>	V <sub>IM/CM2</sub>	V <sub>CL</sub>	V <sub>CC</sub>	GND	I <sub>OL</sub>	I <sub>CH</sub>	+N	+N + 1		
TA = 25 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 µA	+32	+33		
TA = 125 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 µA	+32	+33		
TA = -55 °C	+2.0	+0.8	+2.7	+0.4	+5.5	+9.5	+4.5	+5.0	0	+2.0 mA	-100 µA	+32	+33		

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW				
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments				
		Subgroup 9	Subgroup 10	Subgroup 10	Subgroup 11	Subgroup 11	V <sub>OUT</sub>						V <sub>IN</sub>
t <sub>pd</sub>	Propagation Delay (Note 1)	50	50	50	50	50	ns						(See Figure 1 - 4)
* Clk1 (min)	Clock Input 1 (Note 2)	400	400	400	400	400	mVp-p						(See Figure 1 - 4)
* Clk2 (min)	Clock Input 2 (Note 2)	200	200	200	200	200	mVp-p						(See Figure 1 - 4)
* Clk (max)	Clock Maximum (Note 2)	200	200	200	200	200	mVp-p						(See Figure 1 - 4)
t <sub>SET0</sub>	Setup Time (Note 1)	6.0	6.0	6.0	6.0	6.0	ns						(See Figure 1 - 4)
t <sub>SET1</sub>	Setup Time (Note 1)	6.0	6.0	6.0	6.0	6.0	ns						(See Figure 1 - 4)
f <sub>max</sub>	Toggle Frequency (Note 3)	225	225	225	225	225	MHz						(See Figure 1 - 4)
f <sub>min</sub>	Toggle Frequency	35	35	35	35	35	MHz						(See Figure 1 - 4)

1. These parameters guaranteed by those marked with a single asterisk \*, therefore are not tested.  
 2. Measure Clock 1 (min) at 35 MHz, Clock 2 (min) at 50 MHz, and Clock (max) at f<sub>MAX</sub>.  
 3. 275 MHz for 12515A.

