

YMU757

MA-1

■ Outline

The YMU757 is a high quality melody LSI for cellular phone handsets, supporting the data format for various applications including ringing and holding melody sounds. The built-in Yamaha's original FM synthesizer can create various timbres, and its built-in sequencer can produce up to 4 different sounds with 4 different timbres simultaneously without placing a load to the controller.

The serial port controller interface enables real time reproduction of the melody data via FIFO, without the limitation of the data capacity.

With a built-in amplifier to drive the dynamic type speaker, it is possible to connect the speaker directly.

This LSI also has an analog-output terminal for the phone jack. In the stand-by mode, the power consumption can be reduced to 1 μ A or less while waiting.

A portable terminal machine.

■ Features

- YAMAHA's original FM sound generator function
- Built-in sequencer
- Capable of producing up to 4 different sounds simultaneously (4 independent timbres available)
- Built-in output 400mW speaker amplifier
- Built-in circuit for sound quality correcting equalizer
- Built-in serial interface
- 2.688, 8.4, 12.6, 14.4, 19.2, 19.68, 19.8 and 27.82 MHz serial clock inputs support
- Analog output for ear phone.
- Power down mode (Typ 1 μ A or less)
- Power supply voltage (Digital and Analog) : 3.0V $\pm$ 10 %
- 20-pin TSSOP


Contents

• General description of YMU757...	3
• Block description...	4
• Pin configuration...	5
• Pin description...	6
• Block diagram...	7
• Register map...	8
• Explanation of registers...	9-19
Musical score data...	9-13
Timbre data...	14-17
Other control data...	17-19
• Power-down control division diagram...	20
• Explanation of each bit...	20-22
• Resetting...	23
• Settings & procedure required to generate melody...	23
• Interrupt sequence...	23-24
• State transition description...	25-26
• Operation in FIFO empty state...	27
• Reproduction method assuming occurrence of empty state...	27
• Example of system connection...	28
• One sound and volume level adjustment in 4 sound pronunciation...	29-30
• Sound quality correction circuit...	31-32
• Serial interface specifications...	33
• Electrical characteristics...	34-39
• General description of FM sound generator...	40
• External dimensions...	41

■ General description of YMU757

The YMU757 is controlled by way of the serial interface.

Shown below is its internal configuration.



When the data is inputted into the serial interface, it is converted into the parallel data and transmitted to each function block according to the index address.

The musical score data is stored in the 32-word FIFO first and then transmitted to the sequencer where it is interpreted and signals to control sound generation of the FM synthesizer is output.

The timbre register is where up to 8 timbre data can be stored.

Also, as the sequencer controlling parameters, the start/stop and tempo signals are provided.

In order to have sound generated, the following processes must be performed for this LSI.

- 1) Initial status setting (cancellation of power-down function, clock selection, etc.)
- 2) Timbre data setting
- 3) Writing the musical score data in FIFO before starting the sequence
- 4) Writing the next musical score data before FIFO becomes empty upon receipt of the interrupt signal from FIFO during reproduction.

(For the details, refer to "Settings & procedure required to generate melody".)

■ Block description

1) Serial interface

When the serial interface receives the serial data, it identifies the index data and transmits the control data to each function block.

2) FIFO

The musical score data are stored temporarily in FIFO which can contain up to 32 musical score data. The musical score data are processed in the sequencer when they are generated as sounds and those that have been processed are deleted one after another. When the remaining data amount in FIFO reaches the register setting (IRQ point) or less, it outputs an interrupt signal to ask for the continuing musical score data to be fed.

3) Sequencer

When the sequencer receives the START command, it starts to read the musical score data which have been stored in FIFO. The processed musical score data are deleted.

4) Timbre register

The timbre data are stored in this register which can contain up to 8 timbres. Settings for this register must be made before sound generation. It is initialized when the hardware or the software is reset but the values are retained while in the power-down mode and also after it is cancelled.


5) FM synthesizer

The timbres are synthesized and generated according to settings. Four sounds can be generated at the same time.

6) D/A, volume and amplifier

The outputs from the synthesizer are D/A converted and volume processed. After that, they are output from the speaker or the earphone output terminal.

■ Pin configuration




20 Pin TSSOP Top View

■ Pin description

No.	Pin	I/O	Function
1	DVDD	-	Digital power supply (+3.0V) Connect 0.1μF and 4.7μF capacitors between this terminal and the digital ground terminal.
2	SDIN	I	Serial I/F data input
3	SYNC	I	Serial I/F synchronous signal input
4	SCLK	Ish	Serial I/F bit clock input
5	AVSS	-	Analog ground
6	VREF	A	Analog reference voltage terminal Connect 0.1μF capacitor between this terminal and the analog ground terminal.
7	HPOUT	AO	Analog output terminal for ear phone
8	EQ1	AO	Equalizer terminal 1
9	EQ2	AI	Equalizer terminal 2
10	EQ3	AO	Equalizer terminal 3
11	AVDD	-	Analog power supply (+3.0V) Connect 0.1μF and 4.7μF capacitors between this terminal and the analog ground terminal
12	SPOUT1	A0	Speaker output terminal 1
13	SPOUT2	AO	Speaker output terminal 2
14	SPVSS	-	Analog ground exclusively used for speaker
15	DVSS	-	Digital ground
16	/TESTI	I	LSI test input terminal (Always connect with DVDD.)
17	/RST	I	Hardware reset terminal
18	TESTO	O	LSI TEST output terminal (disconnected)
19	/IRQ	O	Interrupt signal output
20	CLK_I	Ish	Clock input terminal (8 types of frequency are supported.)

Note : Ish = Schmitt input terminal AI = Analog input terminal AO = Analog output terminal

■ Block diagram



Concerning AIN signal inputted into equalizer circuit

As this design presupposes the use of this LSI for the "hands-free", it is possible to process the FM sound and call sound by analog mixing in the equalizer circuit and output the resulting sound through the speaker.

Register map

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	Description
\$00h	BL1	BL0	NT3	NT2	NT1	NT0	CH1	CH0	VIB	TI3	TI2	TI1	TI0	TK2	TK1	TK0	Note data
	0	0	1	1	0	0	CH1	CH0	VCHE	TI3	TI2	TI1	TI0	VCH2	VCH1	VCH0	Rest data
	ML2	ML1	ML0	VIB	EGT	SUS	RR3	RR2	RR1	RR0	DR3	DR2	DR1	DR0	AR3	AR2	Timbre data (Left data for 1 timbre)
\$10-2Fh	AR1	AR0	SL3	SL2	SL1	SL0	TL5	TL4	TL3	TL2	TL1	TL0	WAV	FL2	FL1	FL0	
\$30h	0	V32	V31	V30	0	V22	V21	V20	0	V12	V11	V10	0	V02	V01	V00	Timbre allotment data
\$31h	0	0	0	0	0	0	0	0	T7	T6	T5	T4	T3	T2	T1	T0	Tempo data
\$32h	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CLR	ST	FM Control
\$33h	0	0	0	0	0	0	0	0	0	0	0	0	0	CLKSEL			CLK I select
\$34h	0	0	0	0	0	0	0	0	0	0	IRQE	IRQ Point					IRQ Control
\$35h	0	0	0	0	0	0	0	0	0	0	0	V4	V3	V2	V1	V0	Speaker Volume
\$36h	0	0	0	0	0	0	0	0	0	0	0	V4	V3	V2	V1	V0	FM Volume
\$37h	0	0	0	0	0	0	0	0	0	0	0	V4	V3	V2	V1	V0	HPOUT Volume
\$38h	0	0	0	0	0	0	0	0	0	0	0	AP4	AP3	AP2	AP1	DP	Power Management
\$39 - \$EFh	Reserved (access prohibited)																Reserved
\$F0 - FFh	ForLSITEST (access prohibited)																LSI TEST

Note : Making an access to the spaces marked "Reserved" and "ForLSITEST" in the above table is prohibited.

Be sure to write "0" for the empty bit, although writing "1" there will not affect the LSI operation.

■ Explanation of registers

The YM U 757 has three types of control registers. They are musical score data, timbre data and other control data.

☐ Musical score data

\$00h Musical score data

The musical score data are written in FIFO whose capacity is 32 words. There are two types of musical score data; note data and rest data.

Note data Default: 0000h

Index	B15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$00h	BL1	BL0	NT3	NT2	NT1	NT0	CH1	CH0	VIB	TI3	TI2	TI1	TI0	TK2	TK1	TK0

BL1 – BL0 : Octave block setting

Three octave blocks are available for sound range setting. The setting range is 1 to 3. Do not use "0" for setting.

The sound generation range involves the coefficient named "Multiple" (multiplying factor for sound frequency).

By combining the octave block and Multiple settings, sounds can be generated in the ranges as listed in the table below.

Since the setting ranges of "Multiple" coefficient is 0 to 7, actually, sounds can be generated in a wider ranges than those given in the table below.

	Multiple = 1 (x1)	Multiple = 2 (x2)	Multiple = 4 (x4)
BL[1:0] = 01b	C#3 (139Hz) D3 (147Hz) D#3 (156Hz) E3 (165Hz) F3 (175Hz) F#3 (185Hz) G3 (196Hz) G#3 (208Hz) A3 (220Hz) A#3 (233Hz) B3 (247Hz) C4 (262Hz)	C#4 (277Hz) D4 (294Hz) D#4 (311Hz) E4 (330Hz) F4 (349Hz) F#4 (370Hz) G4 (392Hz) G#4 (415Hz) A4 (440Hz) A#4 (466Hz) B4 (494Hz) C5 (523Hz)	C#5 (554Hz) D5 (587Hz) D#5 (622Hz) E5 (659Hz) F5 (698Hz) F#5 (740Hz) G5 (784Hz) G#5 (831Hz) A5 (880Hz) A#5 (932Hz) B5 (988Hz) C6 (1046Hz)
BL[1:0] = 10b	C#4 (277Hz) D4 (294Hz) D#4 (311Hz) E4 (330Hz) F4 (349Hz) F#4 (370Hz) G4 (392Hz) G#4 (415Hz) A4 (440Hz) A#4 (466Hz) B4 (494Hz) C5 (523Hz)	C#5 (554Hz) D5 (587Hz) D#5 (622Hz) E5 (659Hz) F5 (698Hz) F#5 (740Hz) G5 (784Hz) G#5 (831Hz) A5 (880Hz) A#5 (932Hz) B5 (988Hz) C6 (1046Hz)	C#6 (1109Hz) D6 (1175Hz) D#6 (1245Hz) E6 (1319Hz) F6 (1397Hz) F#6 (1480Hz) G6 (1568Hz) G#6 (1661Hz) A6 (1760Hz) A#6 (1865Hz) B6 (1976Hz) C7 (2093Hz)
BL[1:0] = 11b	C#5 (554Hz) D5 (587Hz) D#5 (622Hz) E5 (659Hz) F5 (698Hz) F#5 (740Hz) G5 (784Hz)	C#6 (1109Hz) D6 (1175Hz) D#6 (1245Hz) E6 (1319Hz) F6 (1397Hz) F#6 (1480Hz) G6 (1568Hz)	C#7 (2217Hz) D7 (2349Hz) D#7 (2489Hz) E7 (2637Hz) F7 (2794Hz) F#7 (2960Hz) G7 (3136Hz)

	G#5 (831Hz)	G#6 (1661Hz)	G#7 (3322Hz)
	A5 (880Hz)	A6 (1760Hz)	A7 (3520Hz)
	A#5 (932Hz)	A#6 (1865Hz)	A#7 (3729Hz)
	B5 (988Hz)	B6 (1976Hz)	B7 (3951Hz)
	C6 (1046Hz)	C7 (2093Hz)	C8 (4186Hz)


NT3 - NT0 : Pitch setting

Four bits from NT3 to 0 are used to specify the pitch. The bit assignment is as shown below.

NT[3:0]	Pitch
0h	not pronounce
1h	C#
2h	D
3h	D#
4h	Inhibit
5h	E
6h	F
7h	F#
8h	Inhibit
9h	G
Ah	G#
Bh	A
Ch	Inhibit
Dh	A#
Eh	B
Fh	C

If "0h" is set to NT[3:0], movement of LSI is as follows.

- The problem that LSI hangs up doesn't occur.
- The part specified with CH[1:0] isn't pronounced in spite of the establishment value of pronunciation head TK[2:0] to explain in the rest.
- The interval time when it is set with TI[3:0] to explain in the rest is effective.
When interval time passes, it deals with the next music data.
- Though it looks like a "rest", there is a difference in behavior with the following case as a movement.



Envelope wave shape of carrier

The treatment of the next music data begins at the time of A.
When rest data were specified, as for the release time is goes on.
When the data NT is "0h" in the same part, a release of the slant line part is not pronounced.

CH1 - CH0 : Part setting

As the sound generator can generate sounds in 4 parts simultaneously, set the part for each note by using CH1 and 0 bits.

CH [1:0]	Part
00b	0
01b	1
10b	2
11b	3

VIB : Vibrato setting

This bit is used to set Vibrato function on or off for each note : "0" to set it off and "1" to set it on.

The vibrato frequency is 6.4Hz and the modulation rate is ± 13.47 cent.

When VIB bit of timbre data (\$10-2Fh) is "0", Vibrato function off.

TI3 - TI0 : Interval setting

These bits are used to set the interval period before the note and rest are processed next. The interval "48" represents the time for the whole note.

TI [3:0]	Interval
0h	0
1h	2
2h	3
3h	4
4h	6
5h	8
6h	9
7h	12
8h	18
9h	24
Ah	48
Bh	0
Ch	16
Dh	24
Eh	36
Fh	48

TK2 - 0 : Note (sound length) designation

These 3 bits are used to designate the note (sound length). Depending on the values of interval setting (TI3 - 0), the length varies as shown in the following table. The interval "48" represents the time for the whole note.

TK[2:0]	TI [3:0] = 0-Ah								TI [3:0] = B-Fh							
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Sound length	1	2	3	5	7	8	11	17	15	23	29	32	35	41	47	Tie, Slur

Precaution

When KEY is turned on again under the condition that a release isn't finished completely, a tone may change. (It is limited when envelope wave shape is sustained sound.)

This happens because envelope wave shape of the career side of FM sound source and modulator side are shifted.

The movement of envelope is explained.

As for the condition that it stops completely, it moves to attack rate at the same time with KEY ON.

If the last pronunciation is condition that in release and isn't stopped completely, the establishment of a release is made forcibly early (8.94ms). And it moves to attack rate from the condition that it stops. (A in figure)

An example is given to it, and the cause that a tone changes is explained.

It thinks that there is a tone which only release time is different from with the career and modulator.


Though envelope of the solid line changes to attack rate soon at the time of the second KEY ON.

But can't move to attack rate soon, because sound doesn't stop completely, envelope of the dotted line.

It moves to attack rate after be speed up release time and it becomes the condition that release time is stops completely.

Both envelope are shifted by this movement.

And the symptom that a tone changes in the period when it is surrounded by a circle occurs.



It asks for the following consideration to avoid this symptom.

- It is pronounced under the condition that a release stops completely.

- The release time of the tone is shortened with the career, modulator side as well.

If sustain level setting of the career side and modulator side are same value, the method of avoidance is as follows.

- The release time of career side and modulator side is made the same length.

Rest data Default: 0000h

Index	b15	b14	B13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$00h	0	0	1	1	0	0	CH1	CH0	VCHE	TI3	TI2	TI1	TI0	VCH2	VCH1	VCH0

CH1 - CH0 : Part setting

Using CH1 or 0 bit, set the part for each rest.

CH[1:0]	Part
00b	0
01b	1
10b	2
11b	3

TI3 - TI0 : Interval setting

These bits are used to set the interval before the note and rest are processed next.

The interval "48" represents the time for the whole note.

TI [3:0]	Interval
0h	3
1h	2
2h	3
3h	4
4h	6
5h	8
6h	9
7h	12
8h	18
9h	24
Ah	48
Bh	1
Ch	16
Dh	24
Eh	36
Fh	48

VCHE, VCH2 - 0 : Timbre change function

Although the maximum number of timbres that can be used simultaneously is four, the timbre can be changed during sound reproduction by setting these bits. Set "1" for VCHE and use VCH2 to VCH0 to set the timbre No.. Then starting with the note whose sound is to be generated next, the timbre for the part which has been set by using CH0 and 1 will be changed.

Change a tone after the pronunciation of a part to change stops completely.

The condition that pronunciation stops is not the condition that TK (pronunciation length) is finished, but the condition that the time when releases of envelope is finished.

Be careful because strange sound momentarily is pronounced when you change a tone under the condition that pronunciation doesn't stop completely.

If the timbre allotment is changed by using this function, the \$30h register itself will be rewritten.

□ Timbre data

\$10 – 2Fh Timbre data

It is possible to register the data for 8 timbres in the register and 4 among them can be reproduced simultaneously.

One timbre consists of [parameter for the modulator] and [parameter for the carrier] as a set.

(For the details of the modulator and the carrier, please refer to "General description of FM sound generator").

Index 10h, 11h ... Timbre data for the 1st timbre modulator

Index 12h, 13h ... Timbre data for the 1st timbre carrier

Index 14h, 15h ... Timbre data for the 2nd modulator

Index 16h, 17h ... Timbre data for the 2nd timbre carrier

... .. Omitted... ..

Index 2Ch, 2Dh ... Timbre data for the 8th timbre modulator

Index 2Eh, 2Fh ... Timbre data for the 8th timbre carrier

The following bit assignment is used for both modulator and carrier.

The setting must be completed before any sound is generated. It is prohibited to change the timbre parameter while any sound is generated.

Timbre data Default: 0000h

Index	B15	b14	b13	b12	B11	b10	B9	b8	b7	b6	b5	b4	b3	b2	b1	b0
EVEN	ML2	ML1	ML0	VIB	EGT	SUS	RR3	RR2	RR1	RR0	DR3	DR2	DR1	DR0	AR3	AR2
ODD	AR1	AR0	SL3	SL2	SL1	SL0	TL5	TL4	TL3	TL2	TL1	TL0	WAV	FL2	FL1	FL0

ML2 - ML0 : Multiple setting

"Multiple" refers to the multiplying factor for sound frequency. The output frequency is determined by the octave, pitch and multiple settings on the carrier side. On the modulator side, it is possible to adjust the multiple setting and create different timbres.

ML [2:0]	Multiplying factor for frequency
0h	x 1/2
1h	x 1
2h	x 2
3h	x 3
4h	x 4
5h	x 5
6h	x 6
7h	x 7

VIB : Vibrato

This function is used for setting the vibrato function on or off. Use "0" to set it off and "1" to set it on.


The vibrato frequency is 6.4Hz and the modulation rate is ± 13.47 cent.

EGT : Envelope waveform type

This function is used to select the type of the envelope waveform.

Use "0" for the damped sound and "1" for the sustained sound.

Shown below are the waveforms for the damped sound and sustained sound.



AR3 - AR0 : Attack rate setting

"Attack rate" refers to the time from start of the sound generation (-48dB) until it reaches the maximum volume (0dB).

The table on page 15 shows the settings by the time required to reach 0dB from -48dB.

DR3 - DR0 : Decay rate setting

The decay rate refers to the damping time required to reach the sustain level (SL) from the maximum volume level (0dB). The table below shows the settings by the time required to reach -48dB from 0dB.

RR3 - RR0 : Release rate setting

The release rate is defined differently for the damped sound and the sustained sound.

- In the case of the damped sound, it means the damping time from the sustain level to the end of the sound length.

The sound is damped in 286ms (time to reach -48dB from 0dB) after the end of the sound length is reached.

- In the case of the sustained sound, it means the damping time from the end of the sound length.

SL3 - SL0 : Sustain level setting

The sustain level refers to the level at which shifting from the decay rate to the release rate takes place in the case of the damped sound, and the volume level of the sound being sustained in the case of the sustained sound.

SL ->	SL3	SL2	SL1	SL0
Weighted bit (dB)	-24	-12	-6	-3

AR[3:0] DR[3:0] RR[3:0]	Attack rate From -48 to 0dB (ms)	Decay rate, release rate from 0 to -48dB (ms)
Fh	0	2.23
Eh	4.65	8.94
Dh	9.30	17.88
Ch	18.59	35.76
Bh	37.19	71.52
Ah	74.38	143.04
9h	148.76	286.07
8h	297.51	572.14
7h	595.03	1144.25
6h	1190.05	2288.56
5h	2380.10	4577.12
4h	4760.21	9154.25
3h	9520.42	18308.50
2h	19040.84	36617.00
1h	38081.68	73234.00
0h	Inhibit	Infinity

TL5 - TL0 : Total level setting

This function is used to set the envelope level.

TL	TL5	TL4	TL3	TL2	TL1	TL0
Weighted bit (dB)	-24	-12	-6	-3	-1.5	-0.75

SUS : Sustain on/off setting

"0" : OFF


"1" : ON The release rate changes to "6" (2.29s) when the sound length comes to the end.

WAV : Waveform selection

The modulator and carrier can generate the SIN wave but when this bit setting is made, it is possible to generate a half-wave rectified waveform of the SIN wave, the timbres in wider range can be created.

"0" : SIN wave

"1" : Half-wave rectified waveform of the SIN wave.



FL2 - FL0 : Feed-back setting

This function is effective for the operator on the carrier side only. It is used to set the feedback modulation rate.

Be sure to set "0" for the operator on the modulator side. This is effective when generating the strings.

FL [2:0]	0	1	2	3	4	5	6	7
Modulation rate	0	$\div 16$	$\div 8$	$\div 4$	$\div 2$	$\cdot$	$2\cdot$	$4\cdot$

☐ Other control data

\$30h Timbre allotment data

One melody consists of four parts and a timbre is allotted for each of these parts. Among the eight timbres registered in the timbre data register, use four of them for each of these parts.

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$30h	0	V32	V31	V30	0	V22	V21	V20	0	V12	V11	V10	0	V02	V01	V00

"x" in Vx[2:0] means the part No.

The timbre data used with Vx[2:0] are as follows.

Vx[2:0]	Timbre data to be used
0h	Timbre set for index 10 to 13h is used.
1h	Timbre set for index 14 to 17h is used.
2h	Timbre set for index 18 to 1Bh is used.
3h	Timbre set for index 1C to 1Fh is used.
4h	Timbre set for index 20 to 23h is used.
5h	Timbre set for index 24 to 27h is used.
6h	Timbre set for index 28 to 2Bh is used.
7h	Timbre set for index 2C to 2Fh is used.

\$31h Tempo data

The "tempo" refers to the number of quarter notes reproduced in one minute. Use this setting to set the tempo of the melody used when reproduced. The setting data is (8739/TEMPO)-1

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$31h	0	0	0	0	0	0	0	0	T7	T6	T5	T4	T3	T2	T1	T0

\$32h FM section control

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$32h	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CLR	ST

ST : This bit is used to control start/stop of the melody. Use "1" for the start setting and "0" for the stop setting.

CLR : This bit is used to initialize the entire LSI by the software. Bit CLR itself is not cleared when it is set as "1".

Bit CLR should be written "0".

\$33h Clock selection

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$33h	0	0	0	0	0	0	0	0	0	0	0	0	0	CLKSEL		

This setting sets the clock frequency inputted through the CLK_I terminal.
Be sure to execute this setting before reproducing the melody.
Even if clock of which frequency is being inputted during resetting, it is OK.

CKSEL [2:0]	Clock frequency (MHz)
0h	2.688
1h	19.200
2h	19.680
3h	19.800
4h	8.400
5h	14.400
6h	27.821
7h	12.600

\$34h Interrupt control

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$34h	0	0	0	0	0	0	0	0	0	0	IRQE	IRQ point				

The musical score data is taken into FIFO which has a capacity for 32 data. As the sounds are reproduced, the data in FIFO are processed and deleted. When the amount of data remaining in FIFO becomes less than the IRQ point set value, an interrupt signal is generated. At this point, set "0" for IRQE and write the continuing musical score data into FIFO. Make sure that the written data exceeds the IRQ point. After writing the data, reset "1" for IRQE and wait until another interrupt signal is generated.

IRQ point can set 32 ways from 0 (empty) to 31 (1 data vacancy).

IRQE is enable bit. Set "1" for enable.

\$35h Speaker volume control

\$36h FM volume control

\$37h Ear phone output volume control

Default: 0000h

Index	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$35-7h	0	0	0	0	0	0	0	0	0	0	0	V4	V3	V2	V1	V0

These bits are used to set the volume of each source. The volume setting consists of 31 steps and mute function. It is possible to set at 1dB intervals. As the default is muted, cancel the mute function before proceeding to sound generation. Also, to reduce the power, be sure to mute the volume subject to power reduction before shifting.

Relations of register setting value and volume.

V[4:0]	Volume(dB)	V[4:0]	Volume(dB)	V[4:0]	Volume(dB)	V[4:0]	Volume(dB)
00h	MUTE	08h	-23	10h	-15	18h	-7
01h	-30	09h	-22	11h	-14	19h	-6
02h	-29	0Ah	-21	12h	-13	1Ah	-5
03h	-28	0Bh	-20	13h	-12	1Bh	-4
04h	-27	0Ch	-19	14h	-11	1Ch	-3
05h	-26	0Dh	-18	15h	-10	1Dh	-2
06h	-25	0Eh	-17	16h	-9	1Eh	-1
07h	-24	0Fh	-16	17h	-8	1Fh	0

\$38h Power Management control

Default: 001Eh

Index	b15	b14	b13	b12	b11	B10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
\$38h	0	0	0	0	0	0	0	0	0	0	0	AP4	AP3	AP2	AP1	DP

This setting is used to reduce the power of each function. It is possible to control 1 digital system and 4 analog systems independently. (For the details, please refer to "Power-down control division diagram".)

Setting all bits to "1" will minimize the power of the entire LSI.

DP : Use of "1" for this setting will reduce the power of the entire digital section.

AP1 : Use of "1" for this setting will reduce the power of the VREF circuit in the analog section.

AP2 : Use of "1" for this setting will reduce the power on the non-inverted amplifier side of the FM volume, speaker volume, equalizer circuit and speaker output section.

AP3 : Use of "1" for this setting will reduce the power of the inverted amplifier side of the speaker output section.


AP4 : Use of "1" for this setting will reduce the power of the DAC and ear phone output volume.

After initialization, the power of the analog section (AP1 to AP4) is reduced.

Power-down control division diagram

As for the power-down, it is possible to divide an inside function separately and to control it.

The power-down is controlled by Index 38h.



Explanation of each bit

DP

It is the bit to make the power-down whole of the digital department.

Because clock to move inside stops consumption electric current of the digital part can be restrained in minimum.

Data on FIFO are cleared though contents of a register are held.

AP1

It is the bit that the power-down a VREF circuit decline.

If AP1 is set to "1", the whole of the analog part stops. Because an analog center voltage is made by VREF circuit.

AP2

It is the bit to make power-down FM volume part, EQ circuit, speaker volume, and non-reversal amplifier side of speaker output part.

AP3

It is the bit that the power-down the reversal amplifier side of the speaker output part decline.
A reversal amplifier side is started after a VREF circuit and a non-reversal amplifier are started.
And, it depends, and pop noise occurrence can be restrained.

AP4

It is the bit that power-down DAC and the HP Volume part.

The attention point when the power-down moves.

Move from the condition that pronunciation surely stops for the power-down.

It is possible that the power-down a digital and an analog decline at the same time.

Be sure to mute FM Volume and HP Volume.

It is to restrain the noise when power going down.

The register which a digital part can't access during the power going down is as the following.

Index	Register functions
\$00h	Note data
\$10-2Fh	Tone data
\$30h	Timbre allotment
\$31h	Tempo data
\$34h	IRQ Control

The attention point to cancel the power-down

1 The time of $64 \times CLK_I$ is necessary before a digital part reverts to the normality after it is set up in DP=0.

Be sure to do register access after you wait for this time.

2 The following are procedure that revert from the condition in analog whole power-down and analog power supply off.

- AP1 is set to 0. VREF stands up at the time of maximum 50ms.

Until VREF stands up, don't set "0" to AP2-AP4.

- AP2 is set to 0.

- AP3, AP4 are set to 0 after minimum 10μs.

- An analog part becomes possible it moves.

AP4 is set to 1 when used only a speaker amplifier part (hands free phone).

AP2,3 are set to 1 when a speaker amplifier isn't used and only head phone is used.

And it is possible that electric current is further restrained.

Analog power supply OFF mode

Only while pronunciation stops, it is possible that an analog power supply is turned off.

Turn off an analog power supply after AP1, AP2, AP3 and AP4 are set to 1.

It has the possibility that pop noise occurs if it doesn't do so.

The establishment example by the use case.

Depending on how the function is used, bit settings can be combined as shown below.

	AP1	AP2	AP3	AP4	Precaution
Power reduction of entire analog section	1	1	1	1	Be sure to set all volumes to "MUTE" first, then set all bits to "1" simultaneously.
Used for ear phone output only	0	1	1	0	Set the FM and speaker volumes to "MUTE".
Used for speaker only (hand-free phone)	0	0	0	1	Set the HP and FM volumes to "MUTE".

■ Resetting

This LSI can be initialized by setting the $\overline{RST}$ terminal to "L" or through the software as the CLR bit is provided for the \$32h setting.

When initialization is executed,

- all the registers will be reset to the default state.
- the FIFO data counter will be cleared and FIFO will be empty.

It is necessary to input CLK_I during resetting. Make sure to input CLK_I for at least 100 clocks during resetting.

After resetting is cancelled, wait for at least 64 clocks of CLK_I input and then start making an access to registers.

■ Settings and procedure to generate melody

Follow the steps as described below /

1. Set the CLK SEL (\$33h) according to the clock frequency inputted for CLK_I.
2. Cancel the power-down mode of the analog section. (Refer to "Resetting sequence of analog section" on page 21.)
3. Set the timbre data (\$10-2Fh), timbre allotment data (\$30h), tempo data (\$31h) and volumes (\$35-37h) as desired.
4. Enter 32 musical score data (\$00h) until FIFO is full.
5. Set the IRQ point value of \$34h. (Default at the center of FIFO).
6. Set "1" for IRQE of \$34h.
7. Set "1" for the ST bit of \$32h and start the melody.

■ Interrupt sequence


An interrupt from LSI (/IRQ -"L") occurs when the data amount in FIFO is less than the set value.

For example, supposing that 10h (16b) is set for the IRQ point of \$34h, FIFO is full with the data before starting the melody as described above under "Settings and procedure to generate melody".

Once the melody is started, the musical score data is processed and the data in FIFO reduces continuously. When the remaining data amount becomes 16 bytes or less, the /IRQ terminal becomes "L" and an interrupt signal is transmitted to the external microprocessor.


When an interrupt signal is detected, set "0" for IRQE and enter the musical score data into FIFO before it becomes empty. As overwriting the data into the filled FIFO is prohibited, enter the data into FIFO by the amount not causing overwriting (16 data in this case).

Flow chart



State transition description

Shown below is a state transition diagram of the YMU757.



Sequence to turn on the power supply.

Ideally, the digital side power supply should be turned on first to initialize the hardware, followed by turning on of the analog side power supply. If the analog power supply is turned on when the hardware has not been initialized, noises may be generated.

Explains about each status

Digital Power ON Ready

It is the condition before starting a digital power supply.

Hardware Reset

The digital power supply has been turned on. Immediately after it has turned on, always enter the hardware resetting data.

Analog Power ON Ready

It is the condition before starting an analog power supply. Turn on the analog power supply after the digital section has been initialized.

Analog Power Down mode

It is the state that the consumption electric power of the analog part is minimum.

After the analog power supply has been turned on, the entire analog section is in the power down state. In order to proceed to the next step Initialized state, use the procedure described on page 20. The power of the analog section has been reduced. The power consumption of the analog section can be reduced.

Be sure to take the procedure to reduce the power of the analog section from the initialized state. (That is, each volume must be set to "MUTE".)

It is possible to select the point where the power is reduced depending on the use purpose. For the details, refer to "Power-down sequence" on pages 20 and 21.

To turn off the analog power supply, always take the necessary procedure from this state.

Initialized

Becomes this state when it comes out of the power down mode of the analog part, the digital part.

And, move to the power down mode from this state.

STOP

The volume muting function has been cancelled and the timbre data settings have been completed. In this state, FIFO is empty. This state is restored when the melody reproduction is stopped.

Also, the procedure to reduce the power of the digital section can be taken from this state. This state will be restored when the power-down function is cancelled.

PLAY Standby

Writing the musical score data into FIFO has been completed and ready for melody reproduction. Setting "1" for the ST bit will set for the next PLAY mode. It is possible to take the procedure to reduce the power of the digital section from this state. However, the STOP state will be restored after the power-down function is cancelled.

PLAY

The melody is being reproduced. Setting "0" for the ST bit will set to the STOP mode. It is prohibited to change the digital section from this mode to the power down mode. (It may cause noises to occur.)

Digital Power Down mode

The power of the digital section has been reduced. ("1" set for DP bit)

As clocks are not inputted inside of the LSI even when they are inputted to the CLK_I terminal, power consumption of the digital section can be reduced. Before proceeding to this mode, set both HP volume and FM volume to "MUTE".

■ Operation in FIFO empty state

If FIFO has become empty during reproduction, the musical score data written last is processed continuously until the next data is entered.

If the last written data is a note data, that note is reproduced continuously.

If the last written data is a rest data, the rest state will be maintained.

■ Reproduction method assuming occurrence of empty state

In the ordinary melody reproduction, it is prohibited to allow the FIFO empty state to occur. However, utilizing the above feature enables short sounds produced easily. The interrupt function would not be necessary.


To have short sounds produced, follow the steps as described below.

Short sounds are applicable to 1 to 32 word data block.

If the data block exceeds 33 words, use the regular reproduction procedure utilizing the interrupt function.

- 1) Complete the procedure of Power ON --> Analog Power Down mode -- Initialized --> STOP in advance. (Please refer to "State transition description" diagram on page 25.)
- 2) Start reproduction in the FIFO empty state.
- 3) Write the data block to be reproduced into FIFO.
- 4) Immediately after writing (after 0 to 20us), the musical score data are processed internally and reproduction is started.
As reproduction goes on, the data in FIFO are processed and cleared.
- 5) When FIFO becomes empty, if the last data in the data block is a note data, that note is reproduced continuously and if it is a rest data, the rest state is retained until the next data block is written into FIFO.
- 6) When reproducing the next data block, go to step 3).
To stop reproduction, set "0" for ST. Then the data counter of FIFO will be cleared and the state as described in step 1) will be restored.

■ Example of system connection



■ One sound and volume level adjustment in 4 sound pronunciation


The volume level outputted from DAC by the number of the pronunciation is different.

When 1 sound (*) is outputted from FM sound source, output voltage amplitude from DAC is 0.375V p-p.

When more than one sound is pronounced at the same time, output voltage amplitude varies in the phase of each wave shape.

But, when the wave shape of the same phase piles up, it becomes 0.75V p-p by 2 sound, 1.125V p-p by 3 sound, 1.5V p-p by 4 sound.

(*: The volume adjustment (Total Level of Carrier) of 1 sound is being explained with the premise of 0dB.)



An assumption in 300m W output.

Output power from the speaker is 300m W when R_L is 8Ω and a voltage between SP OUT1 and 2 is 1.55V rms.

BTL output amplitude at this time becomes $1.55 \times 2 \times 1.414 = 4.38V$ pp, and becomes $4.38/3.8 = 1.15V$ pp with the EQ3 terminal.

(Gain with the speaker amplifier is +11.6dB = 3.8 times.)

Securing a volume level by one sound.

Gain adjustment in the part EQ amplifier is recommended as the way of securing a volume level by one sound.

Gain depends on the resistance ratio of R1 and R2, and it is $GAIN = R2/R1$.

Gain to recommend is about four times from three times.

A level adjustment recommendation example in all

FM volume or either of SP Volumes is a little squeezed as a default (from -3dB to -6dB).

When a user adjusts volume, it is considered controlling either FM or SP volume.

At this time, because the side which gain is raised to is secured in advance, either of FM volume or SP Volumes is a little squeezed as a default.

It is recommended making gain of the part EQ amplifier about 3 - 4 times to secure the output level for which to be one sound (For example, $R1=22k\Omega$, $R2=82k\Omega$).

When one sound is pronounced under this condition (FM volume as 0dB), EQ1 is 0.375V p-p.

In this state, if set gain=four times in EQ amplifier, EQ3 becomes 1.5V p-p.

When it is set up in -4dB with SPV OL, voltage between SPOUT1 and 2 becomes 3.6V p-p, and can be get output power 162mW with the speaker ($RL=8\Omega$).

A level adjustment of four sound pronunciation simultaneously

When usual music is regenerated, the amplitude of DAC never almost swings to 1.5V p-p.

Therefore, there is no hindrance by the setup of GAIN which is the same as 1 sound.


Adjust it with FM, SP Volume if you restrain GAIN of the part EQ amplifier a little when you are anxious about the distortion of the sound.

A level adjustment of HPOUT

Adjust it outside the LSI when you raise gain on the HPOUT side.

■ Sound quality correction circuit

It is possible to correct the sound quality and gain by using an external circuit connected to EQ1 to 3 terminals. A circuit structure of EQ1 to 3 terminal inside and example of external circuit are as follows.



Gain and filter characteristic are adjusted by value of C1, C2, R1 and R2.

Gain = $R2 / R1$. Recommendation of R1 is 22k Ω and R2 is 82k Ω (gain = 3.7 times).

Cut off frequency f1 and f2 of filter is as follows.

$$f1 = 1 / (2\pi \times R1 \times C1).$$

$$f2 = 1 / (2\pi \times R2 \times C2).$$

Recommendation of each value are as follows.

If C1=0.022 μ F and C2=120pF, cut off frequency f1=330Hz and f2=16kHz.




Moreover, the circuit enclosed with the dotted line becomes necessary when an analog signal is inputted from AIN and it wants to mix it.

The level adjustment that it is mixed depends on the resistance ratio $R2/Rx$ of Rx and R2.

The value of Rx when it wants to mix it in the amplitude of one time of AIN is 82k Ω .

If add resister R3, frequency characteristic is as follows.




$$\text{Gain1} = (R2 + R3) / R1. \text{Gain2} = R3 / R1.$$


Cutoff frequency f1 and f2 of filter is as follows.

$$f1 = 1 / (2\pi \times R1 \times C1).$$

$$f2 = 1 / (2\pi \times R2 \times C2).$$



Serial I/F Specifications



The YM U757 is controlled through the three serial interfaces SCLK, SYNC and SD IN.

About the relations between SD IN and SCLK

The value of SD IN is taken in the inside of the LSI at the SCLK rise.

Input SD IN so that setup/hold time is secured to rise edge of SCLK.

(Refer to the AC characteristics of the electric characteristics for the details of the timing specification.)

About SD IN

The figure above shows no data transmission between Index data and Control data but it means nothing problematic. 24 bit continuous data transmission is also possible.

When transmitting the data by 8-bit unit, transmit the upper 8 bits and lower 8 bits of the control data separately.

There is no particular specification for the interval between the end of transmission of the upper 8 bits and start of transmission of the lower 8 bits. However, the longer the interval is, the longer time one transmission takes. When entering the musical score data into FIFO, use care not to make FIFO empty.

About SYNC

It can correspond to Type1 and Type2 of the upper figure.

When rise edge of SYNC occurs inside the LSI, it considers that the data transfer of one time was completed.

SD IN for $24 \times \text{SCLK}$ just before rise edge of SYNC occurs is judged valid data.

(SD IN for $16 \times \text{SCLK}$ are valid data when transfer only Control data.)

There is no regulation specially about the length of the H period.

But, L period is to make 100ns be secured at least in the case of the Type2 wave shape

It has the possibility that faulty operation is caused when rise edge of SYNC and fall edge of SCLK approach it.

Give careful consideration to rise edge of SCLK doesn't occur toward rise edge of SYNC.

About the data transfer only Control data.

If input SD IN for $\text{SCLK} \times 16$ between rise edge of SYNC and next rise edge of SYNC, the inside of the LSI is judged it is music data (\$00h) and take it.

■ Electrical characteristics

1. Absolute maximum ratings

Parameter	Symbol	Min.	Max.	Unit
Power supply voltage (analog)	AV_{DD}	-0.3	4.2	V
Power supply voltage (digital)	DV_{DD}	-0.3	4.2	V
Analog input voltage	V_{INA}	-0.3	$AV_{DD}+0.3$	V
Digital input voltage	V_{IND}	-0.3	$DV_{DD}+0.3$	V
Operating temperature	T_{OP}	-20	85	°C
Storage temperature	T_{STG}	-50	125	°C

Note) $DV_{SS} = AV_{SS} = SPV_{SS} = 0V$

2. Recommended operating conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating voltage (analog)	AV_{DD}	2.7	3.0	3.3	V
Operating voltage (digital)	DV_{DD}	2.7	3.0	3.3	V
Operating temperature	T_{OP}	-20	25	85	°C

Note) $DV_{SS} = AV_{SS} = SPV_{SS} = 0V$

3. DC characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
High-level input voltage	V_{IH1}	*1	$0.7 \times DV_{DD}$	-	-	V
Low-level input voltage	V_{IL1}	*1	-	-	$0.2 \times DV_{DD}$	V
High-level output voltage	V_{OH}	$I_{OUT} = -1mA$	$0.8 \times DV_{DD}$	-	-	V
Low-level output voltage	V_{OL}	$I_{OUT} = 1mA$	-	-	0.4	V
Schmitt width	Vsh			1.0		V
Input leakage current	IL		-10		10	μA
Input capacity	CI				10	pF

Note) $T_{OP} = -20 \sim 85^{\circ}C$, $DV_{DD} = 3.0 \pm 0.3V$, Capacitor load=50pF

4.AC characteristics

Input $V_{IH}=0.8 \times V_{DD}$, $V_{IL}=0.1 \times V_{DD}$ as input signal. Measure timing at $V_{IH}=0.7 \times V_{DD}$, $V_{IL}=0.2 \times V_{DD}$.


4-1. CLK_I, Reset

Parameter	Symbol	Min.	Typ.	Max.	Unit
CLK_I clock cycle period	Tclk_period	35.8			ns
CLK_I "L" pulse width	Tclk_low	12			ns
CLK_I "H" pulse width	Tclk_high	12			ns
/RST active "L" pulse width	Trst_low	100			$\times \text{CLK_I}$
SCLK start delay time (after /RST inactive)	Trst2clk	64			$\times \text{CLK_I}$


Note) $T_{OP}=-20\sim 85^{\circ}\text{C}$, $DV_{DD}=3.0\pm 0.3\text{V}$, Capacitor load=50pF

X CLK_I means the number of clocks inputted through the CLK_I terminal.

CLK_I Duty




Hardware Reset



4-2. Serial Interface

Parameter	Symbol	Min.	Typ.	Max.	Unit
SCLK clock period	Tclk_period	430		-	ns
SCLK "L" pulse width	Tclk_low	200			ns
SCLK "H" pulse width	Tclk_high	200			ns
SCLK rise time	Trise_clk	-	-	20	ns
SCLK fall time	Tfall_clk	-	-	20	ns
SYNC "H" pulse width	Tsync_high	100		-	ns
SYNC rise time	Trise_sync	-	-	20	ns
SYNC fall time	Tfall_sync	-	-	20	ns
SYNC delay time	Tdelay_SYNC	0			ns
SYNC "L" pulse width	SYNC_low	100	-	-	ns
SYNC > SDIN setup time	Tsetup_SYNC	50	-	-	ns
SDIN setup time	Tsetup_SDIN	50	-	-	ns
SDIN hold time	Thold_SDIN	50	-	-	ns
SDIN rise time	Trise_din	-	-	20	ns
SDIN fall time	Tfall_din	-	-	20	ns

Note) $T_{op} = -20 \sim 85^{\circ}\text{C}$, $DV_{DD} = 3.0 \pm 0.3\text{V}$, Capacitor load = 50pF



5. Power consumption

Parameter	Min.	Typ.	Max.	Unit
During normal operation (digital)		500	2000	μA
During no output sound(analog)		9	12	mA
Output 300mW (analog) (RL=8Ω)		200	300	mA
In power-down mode		0.1	1	μA

Note) $T_{OP} = -20 \sim 85^{\circ}\text{C}$, $DV_{DD} = AV_{DD} = 3.0 \pm 0.3\text{V}$, Capacitor load=50pF

6. Analog characteristics

SP Amplifier

Parameter	Min.	Typ.	Max.	Unit
Gain setting (fixed)		±1.9		times
Minimum resister load (RL)		8		Ω
Full-scale analog output(RL=8Ω)		5.0		Vp-p
Maximum output power (RL=8Ω, THD+N<=0.05%)		360		mW
Maximum output power (RL=8Ω, THD+N<=1.0%)		400		mW
THD + N (RL=8Ω, f=1kHz, 300mW output)		0.025		%
Noise level(no signal, f= 400Hz - 20kHz)		-90		dBv
PSRR (f=1kHz)		65		dB

Note) $T_{OP} = 25^{\circ}\text{C}$, $DVDD = AVDD = 3.0\text{V}$

EQ Amplifier

Parameter	Min	Typ	Max.	Unit
Gain setting range			30	dB
Maximum output current	120			μA
Full-scale analog output		1.5		Vp-p
THD + N (f=1kHz)			0.01	%
Noise level (no signal, f= 400Hz - 20kHz)		-90		dBv
Input impedance	10			MΩ
PSRR (f=1kHz)		36		dB

Note) $T_{OP} = 25^{\circ}\text{C}$, $DVDD = AVDD = 3.0\text{V}$

SP Volume

Parameter	Min	Typ	Max	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise level (no signal, f= 400Hz - 20kHz)		-90		dBv
THD + N (f=1kHz)			0.01	%

Note) $T_{OP} = 25^{\circ}\text{C}$, $DVDD = AVDD = 3.0\text{V}$

FM Volume

Parameter	Min	Typ	Max	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise level (no signal, f= 400Hz - 20kHz)		-90		dBv
Maximum output current	120			μA
Full-scale analog output		1.5		Vp-p
Output impedance		300	600	Ω
PSRR (f=1kHz)		36		dB

Note) T_{OP}=25°C, DVDD = AVDD = 3.0V

HP Volume

Parameter	Min	Typ	Max	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise level (no signal, f= 400Hz - 20kHz)		-90		dBv
Maximum output current	120			μA
Full-scale analog output		1.5		Vp-p
Output impedance		300	600	Ω
PSRR (f=1kHz)		36		dB

Note) T_{OP}=25°C, DVDD = AVDD = 3.0V

VREF

Parameter	Min	Typ	Max	Unit
VREF voltage	1.4	1.5	1.6	V



Note) T_{OP}=25°C, DVDD = AVDD = 3.0V

DAC

Parameter	Min	Typ	Max	Unit
Resolution		12		Bit
Full-scale analog output (*)		1.5		Vp-p
THD+N (f= 1kHz)			0.5	%
Noise level (no signal, f=400Hz - 20kHz)		-90		dBv
Frequency characteristic (f=50Hz - 20kHz)	-0.5		+0.5	dB

Note) T_{OP}=25°C, DVDD = AVDD = 3.0V

* When it was made to pronounce FM 4 sound at the same time in the same phase.




■ General description of FM sound generator

"FM" stands for Frequency Modulation.

The FM sound generator utilizes the higher harmonic wave produced by the frequency modulation for synthesis of the musical sounds.

As use of this FM system enables a comparatively simple circuit to produce such waveform that has a harmonic wave including disharmonious sounds, it is possible to create a wide range of sounds from the synthesized sounds of the natural musical instruments to the electronic sounds.

The diagram below shows the most basic configuration of the FM system.



The "Operator" refers to the section where a sine wave is generated and the combination of the operators is called "algorithm". The operator in the front stage is called "modulator" and that in the rear stage "carrier".

Each operator is capable of setting the frequency and the envelope waveform.

The configuration in the above diagram can be expressed in the formula as follows.

$$FM(t) = A \sin(\omega_c t + B \sin \omega_m t)$$


A : Amplitude of the carrier. B : Amplitude of the modulator. ω : Angular frequency of the carrier

ω_m : Angular frequency of the modulator

In addition, a system called "feedback FM" is available to create a wider range of sounds. In this system, the frequency modulation is fed back as shown in the diagram in the following page.

B is called "feedback ratio". Using the feedback FM function, it is possible to produce the strings type sounds.

External dimensions



端子厚さ : 0.17 ± 0.10 or 0.14 ± 0.10
(LEAD THICKNESS)

カッコ内の寸法値は参考値とする。
モールド外形寸法はバリを含まない。
単位(UNIT) : mm (millimeters)

The figure in the parenthesis ()
should be used as a reference.
Plastic body dimensions do not
include burr of resin.
UNIT: mm

Note) The surface installed LSI's require special precautions when storing and soldering them .
Please contact the Yamaha dealer for information for proper handling.

IMPORTANT NOTICE

1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to change without notice.

_____ Agency _____

_____ Address inquiries to: _____

Semiconductor Sales & Marketing Department

- Head Office 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-0192
Tel. +81-539-62-4918 Fax. +81-539-62-5054
- Tokyo Office 2-17-11, Takanawa, Minato-ku,
Tokyo, 108-8568
Tel. +81-3-5488-5431 Fax. +81-3-5488-5088
- Osaka Office Nanba Tsuzimoto Nissei Bldg. 4F
1-13-17, Nanbanaka, Naniwa-ku,
Osaka City, Osaka, 556-0011
Tel. +81-6-6633-3690 Fax. +81-6-6633-3691
- U.S.A. Office YAMAHA Systems Technology.
100 Century Center Court, San Jose, CA95112
Tel. +1-408-467-2300 Fax. +1-408-437-8791