TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS017

CMOS 18-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

■ CD4006B types are composed of 4 separate shift register sections: two sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent single-rail data path.

A common clock signal is used for all stages. Data are shifted to the next stage on negative-going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8, and 9 stages or single register sections of 10, 12, 13, 14, 16, 17 and 18 stages can be implemented using one CD4006B package. Longer shift register sections can be assembled by using more than one CD4006B.

To facilitate cascading stages when clock rise and fall times are slow, an optional output (D_1+4') that is delayed one-half clock-cycle, is provided (see Truth Table for Output from Term. 2).

The CD4006B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


Features:

- Fully static operation
- Shifting rates up to 12 MHz @ 10 V (typ.)
- 100% tested for guiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

92CS - 17887R1

Serial shift registers
 F requency division
 Time delay circuits




CD4006B Types



D	CL▲	D + 1
0	7	0
1		1
x	1	NC




	D ₁ +4	CL▲	D ₁ +4'
	0		0
	1	5	. 1
	X	\sim	NC
OUT IF 4 th OR 5 th STAGE	1 = HIGH 0 = LOW NC = NO CH	X A	= DON'T CARE = LEVEL CHANGE



RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIMITS		UNITS
	(V)	Min.	Max.	1
Supply-Voltage Range (For T _A = Full Package Temperature Range)	_	3	18	v
Clock Pulse Width, t _W	5 10 15	180 80 50		ns
Data Setup Time, t _S	5 10 15	100 50 40		ns
Data Hold Time, t _H	5 10 15	60 40 30	- - -	ns
Clock Rise or Fall Time: t _r , t _f	5,10, 15	_	15	μS
Clock Input Frequency, f _{CL}	5 10 15	- - -	2.5 5 7	MHz

TERMINAL ASSIGNMENT




9205-28974

CD4006B Types


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For $T_A = \pm 100^{\circ}C$ to $\pm 125^{\circ}C$ Derate Linearity at $12 \text{mW/}^{\circ}C$ to 200mW
101 1A - 1100 0 10 + 120 0 Derate Linearity at 12mw/°C to 200mw
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

STATIC ELECTRICAL CHARACTERISTICS


CHARACTER-	CONE	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	Vo	VIN	VDD						+25		UNITS
	(v)	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
L	_	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
OH minit	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05	_	-	0	0.05	
Low-Level, VOL Max.	_	0,10	10		0	.05		-	0	0.05	
VOL WAX.		0,15	15		0	.05		_	0	0.05	v
Output Voltage:	-	0,5	5		4	.95		4.95	5		v
High-Level,	_	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15		14	.95		14.95	15	-	
Input Low	0.5, 4.5	-	5	1.5						1.5	
Voltage,	1, 9	-	10		_	3			—	3	
VIL Max.	1.5,13.5	-	15			4		. —	-	4	.,
Input High	0.5, 4.5	-	5		3	3.5		3.5	-	—	v
Voltage,	1, 9	-	10	_		7		7		-	
VIH Min.	1.5,13.5	-	15		1	1		11		—	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ




characteristics.



3




DRAIN-TO-SOURCE VOLTAGE (VDS)-V



DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C; Input $t_i, t_i = 20$ ns,

 $C_{\rm L}=50 \; \rho F, \; R_{\rm L}=200 \; k \Omega$

CHARACTERISTIC	TEST CONDITIONS		UNITS			
CHARACTERISTIC	V _{DD} (V)	MIN.	MIN. TYP.			
Propagation Delay Time,	5	—	200	400		
TPHL, TPLH	10	-	100	200	ns	
	s 15	—	80	160		
Transition Time,	5		100	200	1	
tTHL, TTLH	10	_	50	100	ns	
	15	_	40	80		
Minimum Data Setup Time,	5		50	100	1	
ts	10	—	25	50	ns	
	15	—	20	40		
Minimum Clock Pulse Width,	5		100	200		
tw	10	_	45	90	ns	
	15	—	30	60		
Maximum Clock Input	5	2.5	5	-	1	
Frequency, fcL	10	5	10	-	MHz	
	15	7	14	-		
Maximum Clock Input Rise or	5		_	15		
Fall Time, trCL, trCL*	10	—	1 –	15	μs	
	15	—	-	15		
Input Capacitance, CIN	Any Input	_	5	7.5	pF	






Fig. 8 - Typical propagation delay time as a function of load capacitance.





Fig. 9 – Typical dyanamic power dissipation as a function of clock frequency.

*If more than one unit is cascaded t_{CL} should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.








Fig. 10 - Dynamic power dissipation test circuit.

YDD

∳ VSS

NOTE

9205-27402

INPUTS

° Vss




Fig. 11 - Quiescent device current test circuit.





Fig. 12 - Input voltage test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD4006BH.

COMMERCIAL CMOS HIGH VOLTAGE ICS

٠

3



4-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4006BF3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4006BF3A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated