

## MEMORY

## CMOS

## 4 M × 4 BIT

## FAST PAGE MODE DYNAMIC RAM

## MB81V16400A-50/-60/-70

## CMOS 4,194,304 × 4 BIT Fast Page Mode Dynamic RAM

## ■ DESCRIPTION

The Fujitsu MB81V16400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V16400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024 bits of data within the same row can be selected. The MB81V16400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V16400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16400A are not critical and all inputs are LVTTTL compatible.

## ■ PRODUCT LINE &amp; FEATURES


Parameter		MB81V16400A-50	MB81V16400A-60	MB81V16400A-70
RAS Access Time		50 ns max.	60 ns max.	70 ns max.
Random Cycle Time		90 ns min.	110 ns min.	130 ns min.
Address Access Time		25 ns min.	30 ns max.	35 ns max.
CAS Access Time		13 ns max.	15 ns max.	17 ns max.
Fast Page Mode Cycle Time		35 ns min.	40 ns min.	45 ns min.
Power Dissipation	Operating Current	306 mW max.	252 mW max.	316 mW max.
	Standby Current	7.2 mW max. (LVTTTL level)/3.6 mW max. (CMOS level)		

- 4,194,304 words × 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTTL compatible
- 4096 refresh cycles every 65.6 ms
- Early Write or  $\overline{OE}$  controlled write capability
- $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

# MB81V16400A-50/-60/-70


## ■ PACKAGE

Plastic SOJ Package



(LCC-26P-M09)

Plastic TSOP (II) Package




(FPT-26P-M05)  
(Normal Bend)

### Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB81V16400A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V16400A-xxPFTN


# MB81V16400A-50/-60/-70

Fig. 1 – MB81V16400A DYNAMIC RAM - BLOCK DIAGRAM



# MB81V16400A-50/-60/-70

## ■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ <sub>1</sub> to DQ <sub>4</sub>	Data Input/ Output
$\overline{WE}$	Write Enable
$\overline{RAS}$	Row address strobe
A <sub>0</sub> to A <sub>11</sub>	Address inputs
V <sub>CC</sub>	+5 volt power supply
$\overline{OE}$	Output enable
$\overline{CAS}$	Column address strobe
V <sub>SS</sub>	Circuit ground

# MB81V16400A-50/-60/-70

## FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address Input		Input Data		Refresh	Note
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes*	$t_{\text{RCS}} \geq t_{\text{RCS}} (\text{min})$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes*	$t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
$\overline{\text{RAS}}$ -only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	L	L	H	X	—	—	—	High-Z	Yes	$t_{\text{CSR}} \geq t_{\text{CSR}} (\text{min})$
Hidden Refresh Cycle	H→L	L	H→X	L	—	—	—	Valid	Yes	Previous data is kept.

X: "H" or "L"

\* : It is impossible in Fast Page Mode.

## FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits ( $A_0$  to  $A_{11}$ ) are available, the row and column inputs are separately strobed by  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  as shown in Figure 1. First, twelve row address bits are input on pins  $A_0$ -through- $A_{11}$  and latched with the row address strobe ( $\overline{\text{RAS}}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{\text{CAS}}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{\text{RAH}} (\text{min}) + t_{\text{r}}$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{\text{WE}}$ . When  $\overline{\text{WE}}$  is active Low, a write cycle is initiated; when  $\overline{\text{WE}}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUTS

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{\text{OE}}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data ( $DQ_1$  to  $DQ_4$ ) is strobed by  $\overline{\text{CAS}}$  and the setup/hold times are referenced to  $\overline{\text{CAS}}$  because  $\overline{\text{WE}}$  goes Low before  $\overline{\text{CAS}}$ . In a delayed write or a read-modify-write cycle,  $\overline{\text{WE}}$  goes Low after  $\overline{\text{CAS}}$ ; thus, input data is strobed by  $\overline{\text{WE}}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUTS

The three-state buffers are LVTTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- $t_{\text{RAC}}$  : from the falling edge of  $\overline{\text{RAS}}$  when  $t_{\text{RCD}} (\text{max})$  is satisfied.
- $t_{\text{CAC}}$  : from the falling edge of  $\overline{\text{CAS}}$  when  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}} (\text{max})$ .

# MB81V16400A-50/-60/-70

$t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD} (max)$ .

$t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$ .

The data remains valid until either  $\overline{CAS}$  or  $\overline{OE}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of  $1,024 \times 4$  bits can be accessed and, when multiple MB81V16400As are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

# MB81V16400A-50/-60/-70

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +4.6	V
Voltage of V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	—	50	mA
Operating Temperature	T <sub>OP</sub>	0 to 70	°C
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	V <sub>CC</sub>	3.0	3.3	3.6	V	0°C to +70°C
		V <sub>SS</sub>	0	0	0		
Input High Voltage, All Inputs	*1	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +0.3	V	
Input Low Voltage, All Inputs*	*1	V <sub>IL</sub>	-0.3	—	0.8	V	

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>11</sub>	C <sub>IN1</sub>	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>IN2</sub>	—	5	pF
Input/Output Capacitance, DQ <sub>1</sub> to DQ <sub>4</sub>	C <sub>DQ</sub>	—	7	pF

# MB81V16400A-50/-60/-70

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Output High Voltage		$V_{OH}$	$I_{OH} = -5.0 \text{ mA}$	2.4	—	—	V
Output Low Voltage		$V_{OL}$	$I_{OL} = +4.2 \text{ mA}$	—	—	0.4	
Input Leakage Current (Any Input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq 5.5 \text{ V};$ $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V};$ $V_{SS} = 0 \text{ V};$ All other pins not under test = 0 V	-10	—	10	$\mu\text{A}$
Output Leakage Current		$I_{O(L)}$	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V};$ Data out disabled	-10	—	10	
Operating Current (Average Power Supply Current)	MB81V16400A-50	$I_{CC1}$	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min}$	—	—	85	mA
	*2 MB81V16400A-60					70	
	MB81V16400A-70					60	
Standby Current (Power Supply Current)	LVTTTL Level	$I_{CC2}$	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	2.0	mA
	CMOS Level		$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$			1.0	
Refresh Current #1 (Average Power Supply Current)	MB81V16400A-50	$I_{CC3}$	$\overline{\text{CAS}} = V_{IH}, \overline{\text{RAS}}$ cycling; $t_{RC} = \text{min}$	—	—	85	mA
	*2 MB81V16400A-60					70	
	MB81V16400A-70					60	
Fast Page Mode Current	MB81V16400A-50	$I_{CC4}$	$\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}}$ cycling; $t_{PC} = \text{min}$	—	—	85	mA
	*2 MB81V16400A-60					70	
	MB81V16400A-70					60	
Refresh Current #2 (Average Power Supply Current)	MB81V16400A-50	$I_{CC5}$	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = \text{min}$	—	—	85	mA
	*2 MB81V16400A-60					70	
	MB81V16400A-70					60	

# MB81V16400A-50/-60/-70

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V16400A-50		MB81V16400A-60		MB81V16400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Time Between Refresh		$t_{REF}$	—	65.6	—	65.6	—	65.6	ms
2	Random Read/Write Cycle Time		$t_{RC}$	90	—	110	—	130	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	126	—	150	—	174	—	ns
4	Access Time from $\overline{RAS}$	*6,9	$t_{RAC}$	—	50	—	60	—	70	ns
5	Access Time from $\overline{CAS}$	*7,9	$t_{CAC}$	—	13	—	15	—	17	ns
6	Column Address Access Time	*8,9	$t_{AA}$	—	25	—	30	—	35	ns
7	Output Hold Time		$t_{OH}$	3	—	3	—	3	—	ns
8	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time*10		$t_{OFF}$	—	13	—	15	—	17	ns
10	Transition Time		$t_T$	3	50	3	50	3	50	ns
11	$\overline{RAS}$ Precharge Time		$t_{RP}$	30	—	40	—	50	—	ns
12	$\overline{RAS}$ Pulse Width		$t_{RAS}$	50	100000	60	100000	70	100000	ns
13	$\overline{RAS}$ Hold Time		$t_{RSH}$	13	—	15	—	17	—	ns
14	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		$t_{CRP}$	0	—	0	—	0	—	ns
15	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*11,12	$t_{RCD}$	20	37	20	45	20	53	ns
16	$\overline{CAS}$ Pulse Width		$t_{CAS}$	13	—	15	—	17	—	ns
17	$\overline{CAS}$ Hold Time		$t_{CSH}$	50	—	60	—	70	—	ns
18	$\overline{CAS}$ Precharge Time (Normal)	*19	$t_{CPN}$	10	—	10	—	10	—	ns
19	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	0	—	ns
20	Row Address Hold Time		$t_{RAH}$	10	—	10	—	10	—	ns
21	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	0	—	ns
22	Column Address Hold Time		$t_{CAH}$	13	—	15	—	15	—	ns
23	Column Address Hold Time from RAS		$t_{AR}$	35	—	35	—	35	—	ns
24	$\overline{RAS}$ to Column Address Delay Time	*13	$t_{RAD}$	15	25	15	30	15	35	ns
25	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	25	—	30	—	35	—	ns
26	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	25	—	30	—	35	—	ns
27	Read Command Set Up Time		$t_{RCS}$	0	—	0	—	0	—	ns
28	Read Command Hold Time Referenced to $\overline{RAS}$	*14	$t_{RRH}$	0	—	0	—	0	—	ns
29	Read Command Hold Time Referenced to CAS	*14	$t_{RCH}$	0	—	0	—	0	—	ns
30	Write Command Set Up Time	*15	$t_{WCS}$	0	—	0	—	0	—	ns

(Continued)

# MB81V16400A-50/-60/-70

No.	Parameter	Notes	Symbol	MB81V16400A-50		MB81V16400A-60		MB81V16400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
31	Write Command Hold Time		t <sub>WCH</sub>	15	—	15	—	15	—	ns
32	Write Hold Time from $\overline{\text{RAS}}$		t <sub>WCR</sub>	35	—	35	—	35	—	ns
33	$\overline{\text{WE}}$ Pulse Width		t <sub>WP</sub>	15	—	15	—	15	—	ns
34	Write Command to $\overline{\text{RAS}}$ Lead Time		t <sub>RWL</sub>	13	—	15	—	17	—	ns
35	Write Command to $\overline{\text{CAS}}$ Lead Time		t <sub>CWL</sub>	13	—	15	—	17	—	ns
36	DIN Set Up Time		t <sub>DS</sub>	0	—	0	—	0	—	ns
37	DIN Hold Time		t <sub>DH</sub>	15	—	15	—	15	—	ns
38	Data Hold Time from $\overline{\text{RAS}}$		t <sub>DHR</sub>	35	—	35	—	35	—	ns
39	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t <sub>RWD</sub>	68	—	80	—	92	—	ns
40	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t <sub>CWD</sub>	31	—	35	—	39	—	ns
41	Column Address to $\overline{\text{WE}}$ Delay Time*20		t <sub>AWD</sub>	43	—	50	—	57	—	ns
42	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t <sub>RPC</sub>	5	—	5	—	5	—	ns
43	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t <sub>CSR</sub>	0	—	0	—	0	—	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t <sub>CHR</sub>	10	—	10	—	12	—	ns
45	$\overline{\text{WE}}$ Set Up Time from $\overline{\text{RAS}}$		t <sub>WSR</sub>	0	—	0	—	0	—	ns
46	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$		t <sub>WHR</sub>	10	—	10	—	10	—	ns
47	Access Time from $\overline{\text{OE}}$	*9	t <sub>OEA</sub>	—	13	—	15	—	17	ns
48	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	*10	t <sub>OEZ</sub>	—	13	—	15	—	17	ns
49	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t <sub>OEL</sub>	5	—	5	—	7	—	ns
50	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$ *16		t <sub>OEH</sub>	5	—	5	—	5	—	ns
51	$\overline{\text{OE}}$ to Data in Delay Time		t <sub>OED</sub>	13	—	15	—	17	—	ns
52	$\overline{\text{CAS}}$ to Data in Delay Time		t <sub>CDD</sub>	—	13	—	15	—	17	ns
53	DIN to $\overline{\text{CAS}}$ Delay Time	*17	t <sub>DZC</sub>	0	—	0	—	0	—	ns
54	DIN to $\overline{\text{OE}}$ Delay Time	*17	t <sub>DZO</sub>	0	—	0	—	0	—	ns
55	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width		t <sub>RASP</sub>	—	100000	—	100000	—	100000	ns
60	Fast Page Mode Read/Write Cycle Time		t <sub>PC</sub>	35	—	40	—	45	—	ns
61	Fast Page Mode Read-Modify-Write Cycle Time		t <sub>PRWC</sub>	71	—	80	—	89	—	ns
62	Access Time from $\overline{\text{CAS}}$ Precharge	*9,18	t <sub>CPA</sub>	—	30	—	35	—	40	ns

(Continued)

# MB81V16400A-50/-60/-70

(Continued)

No.	Parameter	Notes	Symbol	MB81V16400A-50		MB81V16400A-60		MB81V16400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
63	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		$t_{\text{CP}}$	10	—	10	—	10	—	ns
64	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		$t_{\text{RHCP}}$	30	—	35	—	40	—	ns
65	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time		$t_{\text{CPWD}}$	48	—	55	—	62	—	ns

- Notes:**
- \*1. Referenced to  $V_{\text{SS}}$ .
  - \*2.  $I_{\text{CC}}$  depends on the output load conditions and cycle rates; the specified values are obtained with the output open.  $I_{\text{CC}}$  depends on the number of address change as  $\overline{\text{RAS}} = V_{\text{IL}}$ ,  $\overline{\text{CAS}} = V_{\text{IH}}$  and  $V_{\text{IL}} > -0.3 \text{ V}$ .  $I_{\text{CC1}}$ ,  $I_{\text{CC3}}$ ,  $I_{\text{CC4}}$  and  $I_{\text{CC5}}$  are specified at one time of address change during  $\overline{\text{RAS}} = V_{\text{IL}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$ .  $I_{\text{CC2}}$  is specified during  $\overline{\text{RAS}} = V_{\text{IH}}$  and  $V_{\text{IL}} > -0.3 \text{ V}$ .
  - \*3. An initial pause ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ ) of 200  $\mu\text{s}$  is required after power-up followed by any eight  $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles instead of 8  $\overline{\text{RAS}}$  cycles are required.
  - \*4. AC characteristics assume  $t_{\text{T}} = 5 \text{ ns}$ .
  - \*5. Input voltage levels are 0V and 3.0V, and input reference levels are  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) for measuring timing of input signals. Also, the transition time ( $t_{\text{T}}$ ) is measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max). The output reference levels are  $V_{\text{OH}} = 2.0 \text{ V}$  and  $V_{\text{OL}} = 0.8 \text{ V}$ .
  - \*6. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will be increased by the amount that  $t_{\text{RCD}}$  exceeds the value shown. Refer to Fig. 2 and 3.
  - \*7. If  $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$ , and  $t_{\text{ASC}} \geq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{CAC}}$ .
  - \*8. If  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$  and  $t_{\text{ASC}} \leq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{AA}}$ .
  - \*9. Measured with a load equivalent to one TTL loads and 100 pF.
  - \*10.  $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  is specified that output buffer change to high-impedance state.
  - \*11. Operation within the  $t_{\text{RCD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RCD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  - \*12.  $t_{\text{RCD}} (\text{min}) = t_{\text{RAH}} (\text{min}) + 2t_{\text{T}} + t_{\text{ASC}} (\text{min})$ .
  - \*13. Operation within the  $t_{\text{RAD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RAD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  - \*14. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
  - \*15.  $t_{\text{WCS}}$  is specified as a reference point only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$  the data output pin will remain High-Z state through entire cycle.
  - \*16. Assumes that  $t_{\text{WCS}} < t_{\text{WCS}} (\text{min})$ .
  - \*17. Either  $t_{\text{DZC}}$  or  $t_{\text{DZO}}$  must be satisfied.
  - \*18.  $t_{\text{CPA}}$  is access time from the selection of a new column address (that is caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if  $t_{\text{CP}}$  is long,  $t_{\text{CPA}}$  is longer than  $t_{\text{CPA}} (\text{max})$ .
  - \*19. Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh.
  - \*20.  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{RWD}}$  and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{\text{WCS}} > t_{\text{WCS}} (\text{min})$ , the cycle is an early write cycle and  $D_{\text{OUT}}$  pin will maintain high-impedance state throughout the entire cycle. If  $t_{\text{CWD}} > t_{\text{CWD}} (\text{min})$ ,  $t_{\text{RWD}} > t_{\text{RWD}} (\text{min})$ , and  $t_{\text{AWD}} > t_{\text{AWD}} (\text{min})$ , the cycle is a read modify-write cycle and data from the selected cell will appear at the  $D_{\text{OUT}}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{\text{OUT}}$  pin, and write operation can be executed by satisfying  $t_{\text{RWL}}$ ,  $t_{\text{CWL}}$ , and  $t_{\text{RAL}}$  specifications.

# MB81V16400A-50/-60/-70

Fig. 2 –  $t_{RAC}$  vs.  $t_{RCD}$






Fig. 3 –  $t_{RAC}$  vs.  $t_{RAD}$



**Fig. 4 – READ CYCLE**



**DESCRIPTION**


To implement a read operation, a valid address is latched in by the  $\overline{RAS}$  and  $\overline{CAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\overline{RAS}$  ( $t_{RAC}$ ),  $\overline{CAS}$  ( $t_{CAC}$ ),  $\overline{OE}$  ( $t_{OEA}$ ) or column addresses ( $t_{AA}$ ) under the following conditions:

- If  $t_{RCD} > t_{RCD}(\max)$ , access time =  $t_{CAC}$ .
- If  $t_{RAD} > t_{RAD}(\max)$ , access time =  $t_{AA}$ .
- If  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$  (whichever occurs later), access time =  $t_{OEA}$ .

However, if either  $\overline{CAS}$  or  $\overline{OE}$  goes High, the output returns to a high-impedance state after  $t_{OH}$  is satisfied.

# MB81V16400A-50/-60/-70

Fig. 5 – EARLY WRITE CYCLE ( $\overline{OE} = \text{“H” or “L”}$ )




 "H" or "L"

## DESCRIPTION

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write,  $\overline{OE}$  write (delayed write), or read-modify-write. During all write cycles, timing parameters  $t_{RWL}$ ,  $t_{WCS}$  and  $t_{WCR}$  must be satisfied. In the early write cycle shown above  $t_{WCS}$  is satisfied, data on the  $DQ$  pin is latched with the falling edge of  $\overline{CAS}$  and written into memory.

**Fig. 6 –  $\overline{OE}$  (DELAYED WRITE CYCLE)**



"H" or "L"  
 Invalid Data

**DESCRIPTION**

In the  $\overline{OE}$  (delayed write) cycle,  $t_{WCS}$  is not satisfied; thus, the data on the DQ pins is latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_{DS}$ ).












Fig. 12 –  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$ )




**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available:  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping  $\overline{\text{RAS}}$  Low and  $\overline{\text{CAS}}$  High throughout the cycle; the row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh,  $\text{D}_{\text{OUT}}$  pin is kept in a high-impedance state.

Fig. 13 –  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (ADDRESSES =  $\overline{\text{OE}} = \text{"H" or "L"}$ )




**DESCRIPTION**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held Low for the specified setup time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.



Fig. 15 – TEST MODE SET CYCLE ( $A_0$  to  $A_{11}$ ,  $\overline{OE}$  = "H" or "L")



## DESCRIPTION

Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a  $\overline{WE}$  and  $\overline{CAS}$ -before- $\overline{RAS}$  (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of  $\overline{CA_0}$  and  $\overline{CA_1}$ . In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ; only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", a "H" level is output.

When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a  $\overline{RAS}$ -only refresh or a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh for the exit cycle.

In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet.

$t_{RC}$ ,  $t_{RWC}$ ,  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{AA}$ ,  $t_{RAS}$ ,  $t_{RSH}$ ,  $t_{CAS}$ ,  $t_{CSH}$ ,  $t_{RAL}$ ,  $t_{CAL}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$






# MB81V16400A-50/-60/-70

## ■ PACKAGE DIMENSIONS

### 26-LEAD PLASTIC FLAT PACKAGE

\*: This dimension excludes resin protrusion. (Each side: .006 (0.15) MAX)



© 1994 FUJITSU LIMITED C26059S-3C-1

Dimensions in mm (inches)