

FAST 74F322 Register

8-Bit Serial/Parallel Register With Sign Extend (3-State)

Product Specification

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F322	125 MHz	60mA

FAST Products

FEATURES

- Multiplexed parallel I/O ports
- Separate serial input and output
- Sign extend function
- 3-state outputs for bus applications
- Direct Overriding Clear

DESCRIPTION

The 74F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3-state parallel outputs plus a bi-state serial output. Parallel data inputs and outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend, and parallel load. An asynchronous Master Reset (\overline{MR}) input overrides clocked operation and clears the register. The 'F322 contains eight D-type edge triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A Low signal on \overline{RE} enables shifting or parallel loading, while a High signal enables the hold mode. A High signal on S/\overline{P} enables shift right, while a Low signal disables the 3-state output buffers and enables parallel loading. In

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F322N
20-Pin Plastic SOL	N74F322D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D_0, D_1	Serial data inputs	1.0/1.0	20 μ A/0.6mA
S	Serial data select input	1.0/2.0	20 μ A/1.2mA
\overline{SE}	Sign Extend input	1.0/3.0	20 μ A/1.8mA
CP	Clock Pulse input (Active rising edge)	1.0/1.0	20 μ A/0.6mA
S/\overline{P}	Serial (High) or Parallel (Low) mode control input	1.0/1.0	20 μ A/0.6mA
\overline{RE}	Register Enable input (active-Low)	1.0/1.0	20 μ A/0.6mA
\overline{MR}	Asynchronous Master Reset input (active Low)	1.0/1.0	20 μ A/0.6mA
\overline{OE}	Output Enable input (active Low)	1.0/1.0	20 μ A/0.6mA
Q_7	Bi-state serial output	50/33	1.0mA/20mA
I/O_n	Multiplexed parallel data inputs or 3-state parallel outputs	3.5/1.0	70 μ A/0.6mA 3.0mA/24mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.

the shift right mode a High signal on \overline{SE} enables serial entry from either D_0 or D_1 , as determined by the S input. A Low signal on \overline{SE} enables shift right but Q_7 reloads its contents thus performing the sign extend function. A High signal on \overline{OE} disables the 3-state output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Register

FAST 74F322

LOGIC DIAGRAM



V_{CC} = Pin 20
GND = Pin 10

Register

FAST 74F322

FUNCTION TABLE

INPUTS							OUTPUTS								OPERATING MODE	
MR	RE	S/P	SE	S	OE*	CP	I/O ₀	I/O ₁	I/O ₂	I/O ₃	I/O ₄	I/O ₅	I/O ₆	I/O ₇		Q ₇
L	H	X	X	X	L	X	L	L	L	L	L	L	L	L	L	Clear
L	X	H	X	X	L	X	L	L	L	L	L	L	L	L	L	Clear
H	L	L	X	X	X	↑	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	I ₇	Parallel load
H	L	H	H	L	L	↑	D ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₆	Shift right
H	L	H	H	H	L	↑	D ₁	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₆	
H	L	H	L	X	L	↑	O ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₆	Sign extend
H	H	X	X	X	L	X	NC	NC	NC	NC	NC	NC	NC	NC	NC	Hold
X	L	L	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	Z	3-State
X	X	X	X	X	H	↓	Z	Z	Z	Z	Z	Z	Z	Z	Z	

H = High voltage level

L = Low voltage level

NC = No change

X = Don't care

Z = High impedance "off" state

↑ = Low-to-High clock transition

I₀-I₇ = The level of the steady state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q₇) are isolated from the I/O terminal.

D₀-D₇ = The level of the steady state inputs to the serial multiplexer input.

O₀-O₇ = The level of the respective Q_n flip-flop prior to the last clock Low-to-High transition.

↑ = When the input is High, all I/O terminals are at the high impedance state, sequential operation or clearing of the register is not affected.

↓ = Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	V
I _{OUT}	Current applied to output in Low output state	Q ₇	40 mA
		I/O _n	48 mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current	Q ₇		-1	mA
		I/O _n		-3	mA
I _{OL}	Low-level output current	Q ₇		20	mA
		I/O _n		24	mA
T _A	Operating free-air temperature range	0		70	°C

Register

FAST 74F322

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V_{OH}	High-level output voltage	Q_7	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN},$	$I_{OH} = -1\text{mA}$	$\pm 10\%V_{CC}$	2.5			V
					$\pm 5\%V_{CC}$	2.7	3.4		V
		I/O_n		$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4			V
					$\pm 5\%V_{CC}$	2.7	3.3		V
V_{OL}	Low-level output voltage		$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN},$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.38	0.55	V
					$\pm 5\%V_{CC}$		0.35	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}, I_1 = I_{IK}$				-0.73	-1.2	V
I_I	Input current at maximum input voltage	others	$V_{CC} = \text{MAX}, V_I = 7.0\text{V}$					100	μA
		I/O_n	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$					1	mA
I_{IH}	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$					20	μA
I_{IL}	Low-level input current	\overline{SE}	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$					-1.8	mA
		S						-1.2	mA
		others						-0.6	mA
$I_{IH} + I_{OZH}$	Off-state output current High-level voltage applied		$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$					70	μA
$I_{IL} + I_{OZL}$	Off-state output current Low-level voltage applied		$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$					-0.6	mA
I_{OS}	Short-circuit output current ³		$V_{CC} = \text{MAX}$			-60		-150	mA
I_{CC}	Supply current (total)	I_{CCH}	$V_{CC} = \text{MAX}$				50	75	mA
		I_{CCL}					60	90	mA
		I_{CCZ}					65	95	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Register

FAST 74F322

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _{MAX}	Maximum clock frequency	Waveform 1	110	125		90		MHz
t _{PLH} t _{PHL}	Propagation delay CP to I/O _n	Waveform 1	4.0 4.5	6.0 7.0	9.0 9.5	4.0 4.5	10.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay CP to Q ₇	Waveform 1	4.5 5.0	6.5 6.5	9.0 9.0	4.5 5.0	10.0 9.0	ns
t _{PHL}	Propagation delay MR to I/O _n	Waveform 2	5.0	6.5	9.5	4.5	10.0	ns
t _{PHL}	Propagation delay MR to Q ₇	Waveform 2	5.0	6.5	9.5	4.5	10.0	ns
t _{PZH} t _{PZL}	Output Enable time OE to I/O _n	Waveform 4 Waveform 5	3.0 5.5	5.0 7.5	8.0 10.5	3.0 5.0	9.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to I/O _n	Waveform 4 Waveform 5	2.0 1.0	4.0 2.5	6.5 5.5	2.0 1.0	7.5 6.0	ns
t _{PZH} t _{PZL}	Output Enable time S/P to I/O _n	Waveform 4 Waveform 5	4.0 6.0	6.0 8.0	9.0 11.0	3.5 5.5	10.0 11.5	ns
t _{PHZ} t _{PLZ}	Output Disable time S/P to I/O _n	Waveform 4 Waveform 5	4.0 2.0	6.0 4.0	9.0 7.0	3.5 2.0	10.5 7.5	ns
t _{PZH} t _{PZL}	Output Enable time RE to I/O _n	Waveform 4 Waveform 5	8.0 9.0	9.5 11.0	12.5 14.0	7.0 8.0	14.0 16.0	ns
t _{PHZ} t _{PLZ}	Output Disable time RE to I/O _n	Waveform 4 Waveform 5	6.5 4.5	8.5 6.5	11.5 9.5	5.5 4.0	13.0 10.5	ns

Register

FAST 74F322


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low RE to CP	Waveform 3	8.0 12.5			9.5 14.0		ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low RE to CP	Waveform 3	0 0			0 0		ns
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low D_0 , D_1 or I/O_n to CP	Waveform 3	4.0 4.5			6.0 5.0		ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low D_0 , D_1 or I/O_n to CP	Waveform 3	0 0			0 0		ns
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low SE to CP	Waveform 3	5.5 5.0			7.0 5.5		ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low SE to CP	Waveform 3	0 0			0 0		ns
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low S/\bar{P} to CP	Waveform 3	10.5 9.5			11.0 10.5		ns
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low S to CP	Waveform 3	4.0 8.5			4.5 9.5		ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low S or S/\bar{P} to CP	Waveform 3	0 0			0 0		ns
$t_w(H)$ $t_w(L)$	CP Pulse width, High or Low	Waveform 3	5.0 5.0			5.0 5.0		ns
$t_w(L)$	\overline{MR} Pulse width, Low	Waveform 3	5.0			5.0		ns
t_{REC}	Recovery time, \overline{MR} to CP	Waveform 2	4.0			4.5		ns

Register

FAST 74F322

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

