# **KS82C88A**

# MICROPROCESSOR BUS CONTROLLER

#### **FEATURES/BENEFITS**

- Pin and functional compatibility with the Industry standard 8288
- Very high speed 8MHz and 10MHz
- Low power CMOS implementation
- Bipolar drive capability
- TTL I/O compatibility
- · 3-state command output drivers
- · Configurable for use with an I/O bus
- Facilitates interface to one or two multi-master buses

#### DESCRIPTION

The KS82C88A Bus Controller is a 20-pin CMOS component which includes command and control timing generation as well as a bipolar bus drive capability while optimizing system performance. A strapping option on the bus controller configures it for use with a multimaster system bus and separate I/O bus.

The KS82C88A is manufactured using advanced CMOS technology. Fully static, with very high speed operation, the KS82C88A is designed for use in medium-to-large 8088/86 microprocessor systems.




Figure 2: KS82C88 Block Diagram

Figure 1b: 20-Pin DIP Configuration



## Table 1a: PLCC Pin Assignment

Pin #	1/0	Pin Name	Pin #	I/O	Pin Name
1	1	IOB	. 11	0	IOWC
2	ł	CLK	12	0	AIOWC
3	ı	$\overline{S}_1$	13	0	IORC
4	0	DT/R	14	0	INTA
5	0	ALE	15	ı	CEN
6	ı	AEN	16	0	DEN
7	0	MRDC	17	0	MCE/PDEN
8	0	AMWC	18	ı	$\overline{S}_2$
9	0	MWTC	19	1	$\overline{S}_0$
10	_	V <sub>SS</sub>	20	_	V <sub>CC</sub>

Table 1b: 20-Pin DIP Pin Assignment

Pin #	1/0	Pin Name	Pin #	1/0	Pin Name
1	1	IOB	11	0	IOWC
2 .	- 1	CLK	12	0	AIOWC
3	- 1	S <sub>1</sub>	13	0	IORC
4	0	DT/R	14	0	INTA
5	0	ALE	15	1.	CEN
6	1	AEN	16	0	DEN
7	0	MRDC	17	0	MCE/PDEN
8	0	AMWC	18	ı	<u>s</u> 2
9	0	MWTC	19	ı	<u>5</u> ₀ ·
10	_	V <sub>SS</sub>	20	_	V <sub>CC</sub>

Table 2: Pin Descriptions

Symbol	Туре	Name and Function
AEN	1	Address Enable: AEN enables the KS82C88 command outputs at least t <sub>AELCV</sub> (Table 4) after it becomes active (LOW). When AEN goes inactive, the command output drivers are immediately 3-stated. AEN does not affect the I/O command lines if the KS82C88 is in the I/O Bus mode (IOB tied HIGH).
AIOWC	0	Advanced I/O Write Command: The AIOWC issues an I/O Write command earlier in the machine cycle to give I/O devices an early indication of a write instruction. Its timing is the same as a read command signal. This signal is active LOW.
ALE	0	Address Latch Enable: This signal serves to strobe an address into the address latches. It is active HIGH and latching occurs on the falling (HIGH to LOW) transition. ALE is intended for use with transparent D type latches.
AMWC	0	Advanced Memory Write Command: This active LOW signal is used to issue a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal.
CEN	1	Command Enable: When LOW all KS82C88 command outputs, and the control outputs DEN and PDEN are forced to the inactive state. When HIGH, these outputs are enabled.
CLK	1	Clock: This clock signal from the KS82C88 clock generator is used to determine when command and control signals are generated.
DEN	0	Data Enable: This active HIGH signal enables data transceivers onto either the local or system data bus.
DT/R	0	Data Transmit/Receive: This signal establishes the direction of data flow through the transceivers. HIGH indicates Transmit (write to I/O or memory), LOW indicates Receive (Read).
INTA	0	Interrupt Acknowledge: This active LOW signal tells an interrupting device that its interrupt has been acknowledged and that it should drive vector information onto the data bus.
IOB	I	Input/Output Bus Mode: When IOB is strapped HIGH the KS82C88 functions in the I/O Bus mode. When strapped LOW, the KS82C88 functions in the System Bus mode. (See sections on I/O Bus and System Bus modes)

Table 2: Pin Descriptions (Continued)

Symbol	Туре	Name and Function
IORC	0	I/O Read Command: This active LOW signal instructs an I/O device to drive its data onto the data bus.
IOWC	0	I/O Write Command: This active LOW signal instructs an I/O device to read the data on the data bus.
MCE/PDEN	0	MCE (IOB is tied LOW): Master Cascade Enable occurs during an interrupt sequence and serves to read a Cascade Address from a master PIC (Priority Interrupt Controller) onto the data bus. The MCE signal is active HIGH.
		PDEN (IOB is tied HIGH): Peripheral Data Enable enables the data bus transceiver for the I/O bus that DEN performs.
MRDC .	0	<b>Memory Read Command:</b> This active LOW signal instructs the memory to drive its data onto the data bus.
MWTC	0	<b>Memory Write Command:</b> This active LOW signal instructs the memory to record the data present on the data bus.
$\overline{S}_0$ , $\overline{S}_1$ , $\overline{S}_2$	I	Status Input Pins: These are status input pins from 8088/86/89 processors. The KS82C88 decodes these inputs to generate command and control signals at the appropriate time. These pins are HIGH when not in use. Internal pull-up resistors hold these lines HIGH when no other driving source is present.
Vcc		Power: 5V ± 10% DC Supply.
V <sub>SS</sub>	_	Ground: 0V.

#### **FUNCTIONAL DESCRIPTION**

#### **Command and Control Logic**

The KS82C88A decodes the status line signals  $(\overline{S_0}, \overline{S_1}, \overline{S_2})$  common to the 8086/88/89 processors to determine what command is to be issued, (Table 3).

Table 3: KS82C88A Commands

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Processor State	8288A Command
0	0	0	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	IOWC, AIOWC
0	1	1	Halt	None
1	0	0	Code Access	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

#### **Operating Modes**

The KS82C88A can be operated in one of two modes, I/O Bus Mode or System Bus Mode according to the system hardware configuration.

#### I/O Bus Mode: (IOB Strapped HIGH)

In the I/O Bus (IOB) mode the I/O command lines (IORC, IOWC, AIOWC, INTA) are always enabled (not dependent on ĀĒN). When an I/O command is initiated by the processor, the KS82C88A immediately activates the command lines using PDEN and DT/R control the I/O bus transceiver. Since no arbitration is present, the I/O command lines should not be used to control the sytem bus in this mode. This mode allows one KS82C88A to handle two external buses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a Bus Ready signal (ĀĒN LOW) before proceeding. The IOB mode is aimed at applications where I/O or peripherals dedicated to one processor exist in a multi-processor system.

## System Bus Mode: (IOB Strapped LOW)

In this mode no commands are issued until t<sub>AELCV</sub> (Table 4) after the AEN Line is activated (LOW). This mode assumes that bus arbitration logic will inform the bus controller (on the AEN line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists, and both I/O and memory are shared by more than one processor.



**Table 4: Command Outputs** 

MRDC	Memory Read Command
MWTC	Memory Write Command
IORC	I/O Read Command
IOWC	I/O Write Command
AMWC	Advanced Memory Write Command
AIOWC	Advanced I/O Write Command
INTA	Interrupt Acknowledge

#### **Command Outputs**

Advanced write commands prevent the processor from entering unnecessary wait states. They are available to initiate write procedures early in the machine cycle.

INTA (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. INTA informs an interrupting device that it should place service vectors onto the data bus.

#### **Control Outputs**

KS82C88A control outputs include Data Enable (DEN), Data Transmit/Receive (DT/R) and Master Cascade Enable/Peripheral Data Enable (MCE/PDEN). DEN determines when the external bus should be enabled onto the local bus and DT/R determines the direction of data transfer. These two signals are usually connected to the transceiver chip select and direction pins.

MCE/PDEN alters its function with the operating mode. In the IOB mode, the PDEN signal serves as a dedicated data enable signal for the I/O or Peripheral System Bus.

In the System Bus Mode, MCE is used during interrupt acknowledge cycles. Two interrupt acknowledge cycles occur back to back during interrupt sequences, with no data or address transfers during the first cycle. Thus logic should be provided to mask off MCE. Just before the second cycle, MCE gates a master Priority Interrupt Controller's (PIC) cascade address onto the processor's local bus where ALE strobes it into the address latches. On the leading edge of the second interrupt cycle, the addressed slave PIC gates an interrupt vector onto the system data bus where it is read by the processor.

If the system contains only one PIC, MCE is not used and the second Interrupt Acknowledge signal gates the interrupt vector onto the processor bus.

## Address Latch Enable (ALE) and Halt

ALE occurs every machine cycle and strobes the current address into the address latches. ALE also strobes  $\overline{S}_0$ ,  $\overline{S}_1$ ,  $\overline{S}_2$  into a latch for halt state decoding.

#### Command Enable (CEN)

CEN is a command qualifier for the KS82C88A. If CEN is HIGH, the KS82C88A functions normally, and all command lines are held in their inactive state (note 3-state). This feature can be used to implement memory partitioning and to eliminate address conflicts between system bus and resident bus devices.

# **Table 5: Recommended Operating Conditions**

DC Supply Voltage		+4.0V to +6.0V
Operating Temperature Range	Commercial	0°C to 70°C
	Industrial	-40°C to +85°C

#### Table 6: Absolute Maximum Ratings

DC Supply Voltage	+7.0V
Input, Output or I/O Voltage Applied	V <sub>SS</sub> -0.5V to V <sub>CC</sub> +0.5V
Storage Temperature Range	-65°C to +150°C
Maximum Package Power Dissipation	1W

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7: DC Characteristics (T<sub>A</sub> = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  10%,  $V_{SS}$  = 0V)

	Parameter			Lir		
Symbol			Test Conditions	Min	Max	Units
C <sub>IN</sub>	Input Capacitance	<del>-</del>	Freq. = 1MHz		5	pF
C <sub>OUT</sub>	Output Capacitance		Unmeasured pins at V <sub>SS</sub>		15	pF
I <sub>BHH</sub>	Input Leakage Curren	t (Bus Hold High)	V <sub>IN</sub> = 2.0V (Notes 3, 4)	-50	-300	μA
I <sub>BHHO</sub>	Bus Hold High Overd	rive	(Notes 3, 5)	-600		μΑ
Icc	Operating Supply Current '		V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> , V <sub>CC</sub> = 5.5V Outputs Unloaded, Freq 5MHz		5	mA
Iccs	Standby Supply Current		V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> , V <sub>CC</sub> = 5.5V Outputs Unloaded		100	μΑ
I <sub>LI</sub>	Input Leakage Current		$0V \le V_{IN} \le V_{CC}$ (Notes 1, 2)		±10	μΑ
lLO	Output Leakage Current		$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
V <sub>CH</sub>	$V_{IH}$ for Clock, $\overline{S}_0$ , $\overline{S}_1$ , $\overline{S}_2$			3.0	V <sub>CC</sub> +0.3	٧
V <sub>CL</sub>	$V_{IL}$ for Clock, $\overline{S}_0$ , $\overline{S}_1$ ,	S <sub>2</sub>		-	0.2V <sub>CC</sub>	٧
VIH	Input High Voltage			2.2	V <sub>CC</sub> +0.3	٧
V <sub>IL</sub>	Input Low Voltage			-0.3	0.8	V
V <sub>OH</sub> Output High Voltage		Command Outputs	I <sub>OH</sub> = -5mA I <sub>OH</sub> = -1mA	3.7 3.7		V
		Control Outputs	I <sub>OH</sub> = -4mA I <sub>OH</sub> = -2.5mA	3.0 V <sub>CC</sub> -0.4		V
V <sub>OL</sub>	Output LOW Voltage		I <sub>OL</sub> = 12mA I <sub>OL</sub> = 8mA		0.45 0.44	V

Notes: 1. Except \$\overline{S}\_0\$, \$\overline{S}\_1\$, \$\overline{S}\_2\$.

2. During input leakage test, maximum input rise and fall time should be 15ns between \$V\_{CC}\$ and \$V\_{SS}\$.

3. \$\overline{S}\_0\$, \$\overline{S}\_1\$, \$\overline{S}\_2\$ only.

4. Raise inputs to  $V_{\rm CC}$ , then lower to 2.0V. 5. An external driver must sink at least  $I_{\rm BHHO}$  to toggle a status line from HIGH to LOW.



Table 8: AC Characteristics, (T<sub>A</sub> = 0°C to 70°C,  $V_{DD}$  = 5V  $\pm$  10%,  $V_{SS}$  = 0V)

			Limits	(8MHz)	Limits (	10MHz)	
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Units
t <sub>AEHCZ</sub>	Command Disable Time	D (Note 2)		40		40	ns
tAELCH	Command Enable Time	C (Note 1)		40		40	กร
tAELCV	Enable Delay Time	В	100	250	100	200	ns
t <sub>AEVNV</sub>	AEN to DEN	Α		25		20	ns
t <sub>CELRH</sub>	CEN to Command	В		t <sub>CLML</sub> +10		tCLML	ns
tCEVNV	CEN to DEN, PDEN	Α		25		25	ns
tCHCL	CLK High Time		40		30		ns
t <sub>CHDTH</sub>	Direction Control Inactive Delay	Α		30		30	ns
tCHDTL	Direction Control Active Delay	Α		50		50	ns
t <sub>CHLL</sub>	ALE Inactive Delay	A (Note 3)	2	25	2	15	ns
t <sub>CHSV</sub>	Status Inactive Hold Time		10		10		ns
t <sub>CLCH</sub>	CLK Low Time		66		50		ns
tolol	CLK Cycle Period		125		100		ns
t <sub>CLLH</sub>	ALE Active Delay (from CLK)	Α		20		20	ns
tCLMCH	MCE Active Delay (from CLK)	Α		25		20	ns
t <sub>CLMH</sub>	Command Inactive Delay	В	2	35	2	35	ns
t <sub>CLML</sub>	Command Active Delay	В	5	35	5	35	ns
t <sub>CLSH</sub>	Status Active Hold Time		10		10		ns
t <sub>CVNV</sub>	Control Active Delay	A	2	45	2	45	ns
t <sub>CVNX</sub>	Control Inactive Delay	Α	5	45	5	45	ns
t <sub>MHNL</sub>	Command Inactive to DEN Low Delay	Command: B, DEN: E	t <sub>CLCH</sub> -5		tclcH-5	5	ns
toHOL	Output, Fall Time	From 2.0V to 0.8V		15		20	ns
toloh	Output, Rise Time	From 0.8V to 2.0V		15		12	ns
tsHCL	Status Inactive Setup Time		35		35		ns
tsvcH	Status Active Setup Time		35		35		ns
tsvLH	ALE Active Delay (from Status)	Α		20		20	ns
tsvmch	MCE Active Delay (from Status)	Α		30		20	nş


Refer to Figure 5 for Test Conditions Definition Table.

Notes: 1. t<sub>AELCH</sub> measurement is between 1.5V and 2.5V.

2.  $t_{AEHCZ}$  measured at 0.5V change in  $t_{OUT}$ .
3. In 5MHz 80C86/88 systems, minimum ALE HIGH time =  $t_{CLCL}$  -  $(t_{CHSV}(max) + t_{SVLH}) + t_{CHLL}(min)$  = 74ns.

Figure 3: Timing Diagrams

## a) Read/Write Timing




Notes: 1. Address/Data bus is shown only for reference purposes.

2. Leading edge of ALE and MCE is determined by the falling edge of CLK or STATUS going active, whichever occurs last.




Figure 3: Timing Diagrams (Continued)

## b) DEN, PDEN Qualification Timing




# c) Address Enable Timing (3-State Enable/Disable)



Note: CEN must be LOW or valid prior to S2 to prevent the command from being generated.

Figure 4: AC Testing I/O Waveform



OUT O


Figure 5: Test Load Circuits 3-State Command Output Test Load

Test Condition	Іон	loL	V (V)	R (Ω)	C (pF)
Α	-4.0mA	+8.0mA	2.13	220	80
В	-8.0mA	+20.0mA	2.29	91	300
С	-8.0mA	_	1.5	187	300
D	-8.0mA	_	1.5.	187	50
Е	-1.0µA	+1.0µA	2.13	870K	30




#### PACKAGE DIMENSIONS

**Units: Inches** 




Plastic Package



**PLCC Package** 

## **ORDERING INFORMATION & PRODUCT CODE**



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.

