

Integrated Device Technology, Inc.

# 128K x 8 CMOS STATIC RAM MODULE

IDT8MP824L

## FEATURES:

- High-density 1 megabit CMOS static RAM module
- Fast access time
  - 70ns (max.)
- Low-power consumption
  - Active: less than 400mW (typ.)
  - Standby: less than 50μW (typ.)
- Cost-effective plastic surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 30-pin SIP (Single In-line Package) for maximum space-savings
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible

## DESCRIPTION:


The IDT8MP824L is 128K x 8 high-speed CMOS static RAM constructed on an epoxy laminate substrate using four 32K x 8 static RAMs in plastic surface mount packages. Functional equivalence to proposed monolithic one megabit static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address A15 and A16 to select one of the four 32K x 8 RAMs.

The IDT8MP824L is available with maximum access times as fast as 70ns for commercial range, with maximum power consumption of 660mW. The module also offers a full standby mode of 2.2mW (max.).

The IDT8MP824L is offered in a 30-pin SIP (Single In-line Package). For the 32-pin JEDEC sidebraced DIP, refer to the IDT8M824S module.

All inputs and outputs of the IDT8MP824L are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.


## PIN CONFIGURATION<sup>(1)</sup>



SIP  
BACK VIEW

2716 drw 01

## FUNCTIONAL BLOCK DIAGRAM



2716 drw 02

## PIN NAMES

| Pin Name | Function          |
|----------|-------------------|
| A0-16    | Addresses         |
| I/O1-8   | Data Input/Output |
| CS       | Chip Select       |
| Vcc      | Power Supply      |
| WE       | Write Enable      |
| OE       | Output Enable     |
| GND      | Ground            |

2716 tbl 01

## NOTE:

1. For module dimensions, please refer to module drawing M36 in the packaging section.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol | Rating                               | Value        | Unit |
|--------|--------------------------------------|--------------|------|
| VTERM  | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V    |
| TA     | Operating Temperature                | 0 to +70     | °C   |
| TBIAS  | Temperature Under Bias               | -10 to +85   | °C   |
| TSTG   | Storage Temperature                  | -55 to +125  | °C   |
| PT     | Power Dissipation                    | 1.0          | W    |
| IOUT   | DC Output Current                    | 50           | mA   |

**NOTE:** <sup>2716 tbl 02</sup>  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter          | Min.                | Typ. | Max. | Unit |
|--------|--------------------|---------------------|------|------|------|
| VCC    | Supply Voltage     | 4.5                 | 5.0  | 5.5  | V    |
| GND    | Ground             | 0                   | 0    | 0    | V    |
| VIH    | Input High Voltage | 2.2                 | —    | 6.0  | V    |
| VIL    | Input Low Voltage  | -0.5 <sup>(1)</sup> | —    | 0.8  | V    |

**NOTE:** <sup>2716 tbl 03</sup>  
1. VIL (min.) = -3.0V for pulse width less than 20ns.

### RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

| Grade      | Ambient Temperature | GND | VCC        |
|------------|---------------------|-----|------------|
| Commercial | 0°C to +70°C        | 0V  | 5.0V ± 10% |

<sup>2716 tbl 04</sup>

### DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

| Symbol | Parameter                         | Test Conditions                                 | IDT8MP824L |                     |      | Unit |
|--------|-----------------------------------|---|------------|---------------------|------|------|
|        |                                   |   | Min.       | Typ. <sup>(1)</sup> | Max. |      |
| ILI    | Input Leakage Current             | VCC = Max., VIN = GND to VCC                    | —          | —                   | 15   | µA   |
| ILO    | Output Leakage Current            | VCC = Max.<br>CS = VIH, VOUT = GND to VCC       | —          | —                   | 15   | µA   |
| Icc1   | Operating Power Supply Current    | CS ≤ VIL<br>VCC = Max., Output Open<br>f = 0    | —          | 10                  | 80   | mA   |
| Icc2   | Dynamic Operating Current         | CS ≤ VIL<br>VCC = Max., Output Open<br>f = fMAX | —          | 80                  | 120  | mA   |
| ISB    | Standby Power Supply Current      | CS ≥ VIH<br>VCC = Max., Output Open<br>f = fMAX | —          | 6                   | 12   | mA   |
| ISB1   | Full Standby Power Supply Current | CS > VCC - 0.2V<br>VIN > VCC - 0.2V or < 0.2V   | —          | 10                  | 400  | µA   |
| VOL    | Output Low Voltage                | IOL = 2.1mA, VCC = Min.                         | —          | —                   | 0.4  | V    |
| VOH    | Output High Voltage               | IOH = -1mA, VCC = Min.                          | 2.4        | —                   | —    | V    |

**NOTE:** <sup>2716 tbl 05</sup>  
1. VCC = 5V, TA = +25°C

**AC TEST CONDITIONS**

|                               |                     |
|-------------------------------|---------------------|
| In Pulse Levels               | GND to 3.0V         |
| Input Rise/Fall Times         | 10ns                |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| Output Load                   | See Figures 1 and 2 |

2716 tbi 06





Figure 1. Output Load



2716 drw 03

Figure 2. Output Load  
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

\* Including scope and jig

**AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)


| Symbol              | Parameters                         | IDT8MP824L70 |      | IDT8MP824L85 |      | IDT8MP824L100 |      | Unit |
|---------------------|------------------------------------|--------------|------|--------------|------|---------------|------|------|
|                     |                                    | Min.         | Max. | Min.         | Max. | Min.          | Max. |      |
| <b>READ CYCLE</b>   |                                    |              |      |              |      |               |      |      |
| tRC                 | Read Cycle Time                    | 70           | —    | 85           | —    | 100           | —    | ns   |
| tAA                 | Address Access Time                | —            | 70   | —            | 85   | —             | 100  | ns   |
| tACS                | Chip Select Access Time            | —            | 70   | —            | 85   | —             | 100  | ns   |
| tCLZ <sup>(1)</sup> | Chip Select to Output in Low Z     | 10           | —    | 10           | —    | 10            | —    | ns   |
| tOE                 | Output Enable to Output Valid      | —            | 40   | —            | 50   | —             | 60   | ns   |
| tOLZ <sup>(1)</sup> | Output Enable to Output in Low Z   | 5            | —    | 5            | —    | 5             | —    | ns   |
| tCHZ <sup>(1)</sup> | Chip Select to Output in High Z    | —            | 30   | —            | 35   | —             | 40   | ns   |
| tOHZ <sup>(1)</sup> | Output Disable to Output in High Z | —            | 30   | —            | 35   | —             | 40   | ns   |
| tOH                 | Output Hold from Address Change    | 5            | —    | 5            | —    | 5             | —    | ns   |
| tPU <sup>(1)</sup>  | Chip Select to Power Up Time       | 0            | —    | 0            | —    | 0             | —    | ns   |
| tPD <sup>(1)</sup>  | Chip Deselect to Power Down Time   | —            | 70   | —            | 85   | —             | 100  | ns   |
| <b>WRITE CYCLE</b>  |                                    |              |      |              |      |               |      |      |
| tWC                 | Write Cycle Time                   | 70           | —    | 85           | —    | 100           | —    | ns   |
| tCW                 | Chip Select to End of Write        | 65           | —    | 75           | —    | 90            | —    | ns   |
| tAW                 | Address Valid to End of Write      | 65           | —    | 75           | —    | 90            | —    | ns   |
| tAS                 | Address Setup Time                 | 5            | —    | 5            | —    | 5             | —    | ns   |
| tWP                 | Write Pulse Width                  | 60           | —    | 70           | —    | 80            | —    | ns   |
| tWR                 | Write Recovery Time                | 5            | —    | 5            | —    | 5             | —    | ns   |
| tWHZ <sup>(1)</sup> | Write Enable to Output in High Z   | —            | 30   | —            | 35   | —             | 40   | ns   |
| tDW                 | Data to Write Time Overlap         | 30           | —    | 35           | —    | 40            | —    | ns   |
| tDH                 | Data Hold from Write Time          | 5            | —    | 5            | —    | 5             | —    | ns   |
| tOW <sup>(1)</sup>  | Output Active from End of Write    | 5            | —    | 5            | —    | 5             | —    | ns   |

2716 tbi 07

**NOTE:**


1. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**




2716 drw 04

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>**



2716 drw 05

**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>**




2716 drw 06

**NOTES:**


1. WE is High for Read Cycle.
2. Device is continuously selected, CS = VIL.
3. Address valid prior to or coincident with CS transition low.
4. OE = VIL.
5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1)</sup>**



2716 drw 07

**TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1, 6)</sup>**



2716 drw 08

**NOTES:**

1. WE, CS must be high during all address transitions.
2. A write occurs during the overlap (t<sub>WP</sub>) of a low CS.
3. t<sub>WP</sub> is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
5. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, outputs remain in a high impedance state.
6. OE is continuously low (OE = V<sub>L</sub>).
7. Dout is the same phase of write data of this write cycle.
8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured ±200mV from steady state. This parameter is guaranteed by design but not tested.

