

# MH25632XJ, SXJ-8, -10

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

### DESCRIPTION

MH25632XJ, SXJ is 262144-word by 32-bit dynamic RAM module. This consists of two industry standard 256K × 16bit dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package. This is a socket-type memory module, suitable for easy interchange or addition of module.

### FEATURES


Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
MH25632XJ, SXJ-8	80	20	40	160	1160
MH25632XJ, SXJ-10	100	25	50	190	1000

- 72-pins single in-line package
- Single 5V ± 10% supply
- Low stand-by power dissipation  
22.0mW (max) .....CMOS Input level
- Operating power dissipation  
MH25632XJ, SXJ-8 ..... 1540mW (max)  
MH25632XJ, SXJ-10 ..... 1320mW (max)
- Fast-page mode,  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, Hidden refresh capabilities
- All inputs, output TTL compatible and low capacitance
- 512 refresh cycle every 8ms(A<sub>0</sub>~A<sub>8</sub>)  
MH25632XJ is gold contact  
MH25632SXJ is solder contact

### APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

### PIN CONFIGURATION (TOP VIEW)



Outline 72N9

NC : NO CONNECTION

	-8	-10
PD1	Vss	Vss
PD2	NC	NC
PD3	NC	Vss
PD4	Vss	Vss

**FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM**


**FUNCTION**

MH25632XJ, SXJ provide, in addition to normal read, write and operations, a number of other functions, e.g., fast page mode, RAS-only refresh. The input conditions for each shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs							Input/Output			
	RAS <sub>0</sub>	RAS <sub>2</sub>	CAS <sub>0</sub>	CAS <sub>1</sub>	CAS <sub>2</sub>	CAS <sub>3</sub>	W	DQ <sub>0</sub> ~ DQ <sub>7</sub>	DQ <sub>8</sub> ~ DQ <sub>15</sub>	DQ <sub>16</sub> ~ DQ <sub>23</sub>	DQ <sub>24</sub> ~ DQ <sub>31</sub>
DQ <sub>0</sub> ~ DQ <sub>7</sub> read	ACT	NAC	ACT	NAC	NAC	NAC	NAC	DOUT	OPN	OPN	OPN
DQ <sub>8</sub> ~ DQ <sub>15</sub> read	ACT	NAC	NAC	ACT	NAC	NAC	NAC	OPN	DOUT	OPN	OPN
DQ <sub>16</sub> ~DQ <sub>23</sub> read	NAC	ACT	NAC	NAC	ACT	NAC	NAC	OPN	OPN	DOUT	OPN
DQ <sub>24</sub> ~DQ <sub>31</sub> read	NAC	ACT	NAC	NAC	NAC	ACT	NAC	OPN	OPN	OPN	DOUT
DQ <sub>0</sub> ~ DQ <sub>15</sub> read	ACT	NAC	ACT	ACT	NAC	NAC	NAC	DOUT	DOUT	OPN	OPN
DQ <sub>16</sub> ~DQ <sub>31</sub> read	NAC	ACT	NAC	NAC	ACT	ACT	NAC	OPN	OPN	DOUT	DOUT
DQ <sub>0</sub> ~ DQ <sub>31</sub> read	ACT	ACT	ACT	ACT	ACT	ACT	NAC	DOUT	DOUT	DOUT	DOUT
DQ <sub>0</sub> ~ DQ <sub>7</sub> write	ACT	NAC	ACT	NAC	NAC	NAC	ACT	DIN	OPN	OPN	OPN
DQ <sub>8</sub> ~ DQ <sub>15</sub> write	ACT	NAC	NAC	ACT	NAC	NAC	ACT	OPN	DIN	OPN	OPN
DQ <sub>16</sub> ~DQ <sub>23</sub> write	NAC	ACT	NAC	NAC	ACT	NAC	ACT	OPN	OPN	DIN	OPN
DQ <sub>24</sub> ~DQ <sub>31</sub> write	NAC	ACT	NAC	NAC	NAC	ACT	ACT	OPN	OPN	OPN	DIN
DQ <sub>0</sub> ~ DQ <sub>15</sub> write	ACT	NAC	ACT	ACT	NAC	NAC	ACT	DIN	DOUT	OPN	OPN
DQ <sub>16</sub> ~DQ <sub>31</sub> write	NAC	ACT	NAC	NAC	ACT	ACT	ACT	OPN	OPN	DIN	DIN
DQ <sub>0</sub> ~ DQ <sub>31</sub> write	ACT	ACT	ACT	ACT	ACT	ACT	ACT	DIN	DIN	DIN	DIN
RAS-only refresh	ACT	ACT	NAC	NAC	NAC	NAC	DNC	OPN	OPN	OPN	OPN
Hidden refresh	ACT	ACT	ACT	ACT	ACT	ACT	DNC	DOUT	DOUT	DOUT	DOUT
	ACT	NAC	ACT	ACT	ACT	ACT	DNC	DOUT	DOUT	DOUT	DOUT
	NAC	ACT	ACT	ACT	ACT	ACT	DNC	DOUT	DOUT	DOUT	DOUT
CAS before RAS	ACT	ACT	ACT	ACT	ACT	ACT	DNC	OPN	OPN	OPN	OPN
refresh stand by	NAC	NAC	DNC	DNC	DNC	DNC	DNC	OPN	OPN	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, OPN : open



MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25 °C	2	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1 : All voltage values are with respect to V<sub>SS</sub>.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70 °C, V<sub>CC</sub> = 5V ± 10 %, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-10		10	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ 6.5V Other input pins = 0V	-20		20	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4, *)	MH25632XJ, SXJ-8	R <sub>AS</sub> , C <sub>AS</sub> cycling trc = twc = min, output open		280	mA
		MH25632XJ, SXJ-10			240	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , stand-by	R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> , output open			4	mA
		R <sub>AS</sub> = C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.5			2	
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3, *)	MH25632XJ, SXJ-8	R <sub>AS</sub> cycling, C <sub>AS</sub> = V <sub>IH</sub> trc = min output open		280	mA
		MH25632XJ, SXJ-10			240	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Fast-Page-Mode (Note 3, 4, *)	MH25632XJ, SXJ-8	R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> cycling trc = min, output open		280	mA
		MH25632XJ, SXJ-10			240	
I <sub>CC5(AV)</sub>	Average supply current from V <sub>CC</sub> C <sub>AS</sub> before R <sub>AS</sub> refresh mode (Note 3)	MH25632XJ, SXJ-8	C <sub>AS</sub> before R <sub>AS</sub> refresh cycling trc = min, output open		280	mA
		MH25632XJ, SXJ-10			240	

Note 2 : Current flowing into an IC is positive, out is negative.

3 : I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4 : I<sub>CC1(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.

\* : Column Address can be changed once or less while R<sub>ASn</sub> = V<sub>IL</sub> and C<sub>ASn</sub> = V<sub>IH</sub>. (n = 0~3)

CAPACITANCE (T<sub>a</sub> = 0~70 °C, V<sub>CC</sub> = 5V ± 10 %, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i(A)</sub>	Input capacitance, address inputs	V <sub>i</sub> = V <sub>SS</sub> f = 1MHz V <sub>i</sub> = 25mVrms			25	pF
C <sub>i(W)</sub>	Input capacitance, write control input				29	pF
C <sub>i(RAS)</sub>	Input capacitance, R <sub>AS</sub> input				22	pF
C <sub>i(CAS)</sub>	Input capacitance, C <sub>AS</sub> input				22	pF
C <sub>i/O</sub>	Input/Output capacitance, data ports				22	pF



## MITSUBISHI (MEMORY/ASIC)

## FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted. See notes 5, 12, 13)

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 6, 7)		20		25	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 6, 8)		80		100	ns
tAA	Column Address time (Note 6, 9)		40		50	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 6, 10)		45		55	ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 6)	5		5		ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 11)	0	12	0	25	ns

Note 5: An initial pause of 500  $\mu\text{s}$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -Only refresh).

Note the  $\overline{\text{RAS}}$  may be cycled during the initial pause. And any 8  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles are required after prolonged periods (greater than 8 ms) of  $\overline{\text{RAS}}$  inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assumes that  $\text{trCD} \geq \text{trCD}(\text{max})$  and  $\text{tASC} \geq \text{tASC}(\text{max})$ .

8: Assumes that  $\text{trCD} \leq \text{trCD}(\text{max})$  and  $\text{trAD} \leq \text{trAD}(\text{max})$ . If  $\text{trCD}$  or  $\text{trAD}$  is greater than the maximum recommended value shown in this table,  $\text{trAC}$  will increase by amount that  $\text{trCD}$  or  $\text{trAD}$  exceeds the value shown.

9: Assumes that  $\text{trAD} \geq \text{trAD}(\text{max})$  and  $\text{tASC} \leq \text{tASC}(\text{max})$ .

10: Assumes that  $\text{tCP} \leq \text{tCP}(\text{max})$  and  $\text{tASC} \geq \text{tASC}(\text{max})$ .

11:  $\text{tOFF}(\text{max})$  and  $\text{tOEZ}(\text{max})$  defines the time at which the output achieves the high impedance state ( $I_{\text{OUT}} \leq \pm 10 \mu\text{A}$ ) and is not reference to  $V_{\text{OH}}(\text{min})$  or  $V_{\text{OL}}(\text{max})$ .

## TIMING REQUIREMENTS (For Read, Write, Refresh, and Fast Page Cycles)

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted. See notes 12, 13)

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
tREF	Refresh cycle time		8		8	ms
tRP	$\overline{\text{RAS}}$ high pulse width	60		80		ns
trCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 14)	20	60	25	75	ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	10		10		ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		ns
tCPN	$\overline{\text{CAS}}$ high pulse width	10		10		ns
trAD	Column address delay time from $\overline{\text{RAS}}$ low (Note 15)	15	40	20	50	ns
tASR	Row address setup time before $\overline{\text{RAS}}$ low	0		0		ns
tASC	Column address setup time before $\overline{\text{CAS}}$ low (Note 16)	0	15	0	20	ns
trAH	Row address hold time after $\overline{\text{RAS}}$ low	10		15		ns
tCAH	Column address hold time after $\overline{\text{CAS}}$ low	15		20		ns
tdZC	Delay time, data to $\overline{\text{CAS}}$ low (Note 17)	0		0		ns
tCDD	Delay time, $\overline{\text{CAS}}$ high to data (Note 18)	20		25		ns
tT	Transition time (Note 19)	1	50	1	50	ns

Note 12: The timing requirements are assumed  $t_T = 5\text{ns}$ .

13:  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals.

14:  $\text{trCD}(\text{max})$  is specified as a reference point only. If  $\text{trCD}$  is less than  $\text{trCD}(\text{max})$ , access time is  $\text{trAC}$ . If  $\text{trCD}$  is greater than  $\text{trCD}(\text{max})$ , access time is controlled exclusively by  $\text{tCAC}$  or  $\text{tAA}$ .  $\text{trCD}(\text{min})$  is specified as  $\text{trCD}(\text{min}) = \text{trAH}(\text{min}) + 2t_T + \text{tASC}(\text{min})$ .

15:  $\text{trAD}(\text{max})$  is specified as a reference point only. If  $\text{trAD} \geq \text{trAD}(\text{max})$  and  $\text{tASC} \leq \text{tASC}(\text{max})$ , access time is controlled exclusively by  $\text{tAA}$ .

16:  $\text{tASC}(\text{max})$  is specified as a reference point only. If  $\text{trCD} \geq \text{trCD}(\text{max})$  and  $\text{tASC} \geq \text{tASC}(\text{max})$ , access time is controlled exclusively by  $\text{tCAC}$ .

17: Either  $\text{tdZC}$  or  $\text{tdZO}$  must be satisfied.

18: Either  $\text{tCDD}$  or  $\text{tODD}$  must be satisfied.

19:  $t_T$  is measured between  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$ .

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
trc	Read cycle time	150		190		ns
trās	RAS low pulse width	80	10000	100	10000	ns
tcās	CAS low pulse width	20	10000	25	10000	ns
tcsh	CAS hold time after RAS low	80		100		ns
trsh	RAS hold time after CAS low	20		25		ns
trcs	Read Setup time before CAS low	0		0		ns
trch	Read hold time CAS high (Note 20)	0		0		ns
trrh	Read hold time after RAS high (Note 20)	10		10		ns
tral	Column address to RAS hold time	40		50		ns

Note 20 : Either trch or trrh must be satisfied for a read cycle.

Write Cycle (Early Write)

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
twc	Write cycle time	150		190		ns
trās	RAS low pulse width	80	10000	100	10000	ns
tcās	CAS low pulse width	20	10000	25	10000	ns
tcsh	CAS hold time after RAS low	80		100		ns
trsh	RAS hold time after CAS low	20		25		ns
twcs	Write setup time before CAS low (Note 22)	0		0		ns
twch	Write hold time after CAS low	15		20		ns
tcwl	CAS hold time after W low	20		25		ns
trwl	RAS hold time after W low	20		25		ns
twp	Write pulse width	15		20		ns
tds	Data setup time before CAS low or W low	0		0		ns
tdh	Data hold time after CAS low or W low	15		20		ns

## MITSUBISHI (MEMORY/ASIC)

## FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

## Read - Write Cycles

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
trWC	Read write/read modify write cycle time (Note 21)	205		245		ns
trAS	RAS low pulse width	125	10000	155	10000	ns
tcAS	CAS low pulse width	65	10000	80	10000	ns
tcSH	CAS hold time after RAS low	125		155		ns
trSH	RAS hold time after CAS low	65		80		ns
trCS	Read setup time before CAS low	0		0		ns
tcWD	Delay time, CAS low to W low (Note 22)	40		50		ns
trWD	Delay time, RAS low to W low (Note 22)	100		125		ns
tAWD	Delay time, address to W low (Note 22)	60		75		ns
tcWL	CAS hold time after W low	20		25		ns
trWL	RAS hold time, after W low	20		25		ns
tWP	Write pulse width	15		20		ns
tDS	Data setup time before W low	0		0		ns
tDH	Data hold time after W low	15		20		ns

Note 21 : trWC is specified as  $trWC(\min) = trAC(\max) + tODD(\min) + trWL(\min) + trP(\min) + 4tT$ .

Note 22 : twCS, tcWD, trWD and tAWD and tcpWD are specified as reference points only. If  $twCS \geq twCS(\min)$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle, if  $tcWD \geq tcWD(\min)$ ,  $trWD \geq trWD(\min)$ ,  $tAWD \geq tAWD(\min)$  and  $tcpWD \geq tcpWD(\min)$  (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address.

## Fast - Page Mode Cycle (Read, Early Write, Read - Write, Cycle) (Note 23)

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
tpC	Fast page mode read/write cycle time	50		60		ns
tpRW	Fast page mode read write/read modify write cycle time	100		115		ns
trAS	RAS low pulse width for read write cycle (Note 24)	135	100000	160	100000	ns
tcP	CAS high pulse width (Note 25)	10	20	10	25	ns
tcPRH	RAS hold time after CAS precharge	45		55		ns
tcPWD	Delay time, CAS precharge to W low	45		55		ns

Note 23 : All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

Note 24 : trAS(min) is specified as two cycles of CAS input are performed.

Note 25 : tcP(max) is specified as a reference point only.

## CAS before RAS Refresh Cycle (Note 26)

Symbol	Parameter	Limits				Unit
		MH25632XJ, SXJ-8		MH25632XJ, SXJ-10		
		Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	10		10		ns
tCHR	CAS hold time after RAS low	15		20		ns
trSR	Read set up time before RAS low	10		10		ns
trHR	Read hold time after RAS low	15		20		ns


Note 26 : Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.



MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM


Write Cycle (Early Write)




MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

RAS-only Refresh Cycle




CAS before RAS Refresh Cycle



MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 28)



Note 28: Early write, read write cycle is applicable instead of read cycle.  
Timing requirements and output state are the same as that of each cycle shown above.



Fast Page Mode Write Cycle (Early Write)

