

**KS54HCTLS 195**  
**KS74HCTLS**


**4-Bit Bidirectional**  
**Universal Shift Registers**

T-46-09-05

**FEATURES**

- Parallel-to-Serial, Serial-to-Parallel Conversions
- Parallel Synchronous Loading
- J and K Inputs to First Stage
- Right-shift Only with Complementary Outputs on Last Stage
- Direct Overriding Clear
- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
I<sub>OL</sub> = 8 mA @ V<sub>OL</sub> = 0.5V
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
KS74HCTLS: -40°C to +85°C  
KS54HCTLS: -55°C to +125°C
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

**PIN CONFIGURATION**



**DESCRIPTION**

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation:

- Parallel (broadside) load
- Shift (in the direction A<sub>A</sub> toward Q<sub>D</sub>)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associate flip-flops and appears at the outputs after the positive transition of the clock input. During loading serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

These devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

5

**FUNCTION TABLE**

CLR	INPUTS				OUTPUTS								
	SHIFT/LOAD	CLK	SERIAL		PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q̄ <sub>D</sub>
			J	K	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	d̄
H	H	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q̄ <sub>D0</sub>
H	H	↑	L	H	X	X	X	X	Q <sub>A0</sub>	Q <sub>A0</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	L	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	H	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	H	L	X	X	X	X	Q̄ <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>


H=high level (steady state)  
L=low level (steady state)  
X=irrelevant (any input, including transitions)  
↑=transition from low to high level  
a,b,c,d=the level of steady-state input at A,B,C, or D, respectively.  
Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub>=the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady-state input conditions were established.  
Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>=the level of Q<sub>A</sub>, Q<sub>B</sub> or Q<sub>C</sub>, respectively, before the mostrecent transition of the clock.

**KS54HCTLS 195**  
**KS74HCTLS**


**4-Bit Bidirectional**  
**Universal Shift Registers**

T-46-09-05

**LOGIC DIAGRAM**



typical clear, shift, and load sequences



**KS54HCTLS 195**  
**KS74HCTLS**

**4-Bit Bidirectional**  
**Universal Shift Registers**

T-46-89-05

**Absolute Maximum Ratings\***

Supply Voltage Range  $V_{CC}$  . . . . . -0.5V to +7V  
 DC Input Diode Current,  $I_{IK}$   
 ( $V_i < -0.5V$  or  $V_i > V_{CC} + 0.5V$ ) . . . . .  $\pm 20$  mA  
 DC Output Diode Current,  $I_{OK}$   
 ( $V_o < -0.5V$  or  $V_o > V_{CC} + 0.5V$ ) . . . . .  $\pm 20$  mA  
 Continuous Output Current Per Pin,  $I_o$   
 ( $-0.5V < V_o < V_{CC} + 0.5V$ ) . . . . .  $\pm 35$  mA  
 Continuous Current Through  
 $V_{CC}$  or GND pins . . . . .  $\pm 125$  mA  
 Storage Temperature Range,  $T_{stg}$  . . . . . -65°C to +150°C  
 Power Dissipation Per Package,  $P_d$ † . . . . . 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
 Plastic Package (N): -12mW/°C from 65°C to 85°C  
 Ceramic Package (J): -12mW/°C from 100°C to 125°C

**Recommended Operating Conditions**

Supply Voltage,  $V_{CC}$  . . . . . 4.5V to 5.5V  
 DC Input & Output Voltages\*,  $V_{IN}$ ,  $V_{OUT}$  . . . . . 0V to  $V_{CC}$   
 Operating Temperature  
 Range KS74HCTLS: -40°C to +85°C  
 KS54HCTLS: -55°C to +125°C  
 Input Rise & Fall Times,  $t_r$ ,  $t_f$  . . . . . Max 500 ns

\* Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_a = 25^\circ C$			Unit	
			Typ	KS74HCTLS $T_a = -40^\circ C$ to $+85^\circ C$	KS54HCTLS $T_a = -55^\circ C$ to $+125^\circ C$		
Minimum High-Level Input Voltage	$V_{IH}$			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	$V_{IL}$			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_o = -20\mu A$ $I_o = -4mA$	$V_{CC}$ 4.2	$V_{CC} - 0.1$ 3.98	$V_{CC} - 0.1$ 3.84	$V_{CC} - 0.1$ 3.7	V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_o = 20\mu A$ $I_o = 4mA$ $I_o = 8mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	$I_{IN}$	$V_{IN}=V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu A$		8.0	80.0	160.0	$\mu A$
Additional Worst Case Supply Current	$\Delta I_{CC}$	per input pin $V_i = 2.4V$ other inputs: at $V_{CC}$ or GND $I_{OUT}=0\mu A$		2.7	2.9	3.0	mA

5

**KS54HCTLS**  
**KS74HCTLS** **195**
**4-Bit Bidirectional**  
**Universal Shift Registers**

T-46-09-05

**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r, t_f \leq 6$  ns), HCTLS195

Characteristic	Symbol	Conditions†	T <sub>a</sub> = 25°C		KS74HCTLS		KS54HCTLS		Unit
			V <sub>CC</sub> = 5.0V		T <sub>a</sub> = -40°C to +85°C		T <sub>a</sub> = -55°C to +125°C		
			Typ		Guaranteed Limits				
Maximum Clock Frequency	f <sub>max</sub>	C <sub>L</sub> = 50pF	50	30	25		20		MHz
Maximum Propagation Delay, CLK to Q <sub>H</sub>	t <sub>PLH</sub>		18	24	30		36		ns
	t <sub>PHL</sub>		18	24	30		36		ns
Maximum Propagation Delay, CLR to Q <sub>H</sub>	t <sub>PHL</sub>		21	28	35		42		ns
Maximum Pulse Width	CLR Low	t <sub>w</sub>	10	12	15		20		ns
	CLK High or Low		12	16	20		24		
Minimum Setup Time before CLK†	SH/LD High	t <sub>su</sub>	15	20	25		25		ns
	Serial or Parallel		12	15	20		24		
	CLR inactive		15	20	25		25		
Minimum Hold Time after CLK†	SH/LD High	t <sub>h</sub>	-3	0			0		ns
	Serial or Parallel Data		-3	0			0		
Maximum Input Capacitance	C <sub>IN</sub>		5						pF
Power Dissipation Capacitance*	C <sub>PD</sub>			*					pF

\* C<sub>PD</sub> determines the no-load dynamic power dissipation: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>.





† For AC switching test circuits and timing waveforms see section 2.



**PACKAGE DIMENSIONS**

T-90-20

**1. PLASTIC PACKAGES**



7







SAMSUNG SEMICONDUCTOR

1675

A-04

**PACKAGE DIMENSIONS**

T-90-20



**PACKAGE DIMENSIONS**

T-90-20

**2. CERAMIC PACKAGES**

**14-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	18.16	19.56
E	8.10	7.49
E <sub>1</sub>	7.82	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	1.91	2.29

**16-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	19.05	19.94
E	8.10	7.49
E <sub>1</sub>	7.82	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	0.51	1.14

**20-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	25.78	26.33
E	8.10	8.60
E <sub>1</sub>	7.77	7.95
F	2.54	
L	3.73	4.01
Q	0.38	0.89
S	0.51	1.14

**24-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	31.50	32.84
E	7.24	7.75
E <sub>1</sub>	7.77	7.98
F	2.54	
L	3.73	4.01
Q	0.508	1.776
S	1.85	1.93

7