SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Permits Multiplexing From N Lines to One Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to N Lines)
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These data selectors/multiplexers contain inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe (\overline{G}) inputs are provided for each of the two 4-line sections.

The SN54F153 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F153 is characterized for operation from 0°C to 70°C.

SN54F1 SN74F153 (RNF	
1G В 1C3 1C2 1C1 1C1 1C0 1Y GND	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} 2G A 2C3 2C2 2C1 2C0 2Y

SN54F153 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

		INP	UTS				OUTDUT		
SEL	ECT		DA	TA		STROBE G	OUTPUT		
В	Α	C0	C1	C2	C3	Ŭ	1		
Х	Х	Х	Х	Х	Х	Н	L		
L	L	L	Х	Х	Х	L	L		
L	L	н	Х	Х	Х	L	Н		
L	Н	Х	L	Х	Х	L	L		
L	Н	Х	Н	Х	Х	L	Н		
н	L	Х	Х	L	Х	L	L		
н	L	Х	Х	Н	Х	L	Н		
н	Н	Х	Х	Х	L	L	L		
Н	Н	Х	Х	Х	Н	L	Н		

FUNCTION TABLE

Select inputs A and B are common to both sections.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	\dots –0.5 V to V _{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F153	
SN74F153	0°C to 70°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage rating may be exceeded provided that the input current rating is observed.

recommended operating conditions

		S	N54F15	3	S	N74F153	3	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
IIК	Input clamp current			-18			-18	mA
ЮН	High-level output current			– 1			– 1	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	TEST CONDITIONS			3	S	UNIT		
PARAMETER	TEST CONDITIONS			TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = – 1 mA	2.5	3.4		2.5	3.4		
VOH	V _{CC} = 4.75 V,	I _{OH} = – 1 mA				2.7			V
VOL	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IIН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μA
۱ _{IL}	$V_{CC} = 5.5 V,$	V _I = 0.5 V			- 0.6			- 0.6	mA
IOS§	V _{CC} = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA
Icc	V _{CC} = 5.5 V,	$V_{I} = 0$		12	20		12	20	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CI RI	CC = 5 V _ = 50 p _ = 500 s _ = 25°C	F, Ω,	C R T	L = 50 p L = 500 <u>9</u> A = MIN	ב, to MAX†		UNIT
			MIN	[′] F153 TYP	MAX	SN54 MIN	F153 MAX	SN74	F153 MAX	
tPLH			3.7	7.7	10.5	3.7	14	3.7	12	
tPHL	A or B	Y	2.7	6.6	9	2.7	11	2.7	10.5	ns
tPLH	G		3.7	6.7	9	3.7	11.5	3.7	10.5	
^t PHL	G	Y	2.2	5.3	7	1.7	9	1.7	8	ns
^t PLH	с	Y	2.2	4.9	7	1.7	9	2.2	8	ns
^t PHL			2.2	4.7	6.5	1.7	8	1.7	7.5	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9758301Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9758301Q2A SNJ54F 153FK	Samples
5962-9758301QEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9758301QE A SNJ54F153J	Samples
5962-9758301QFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9758301QF A SNJ54F153W	Samples
JM38510/33902B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902B2A	Samples
JM38510/33902BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902BEA	Samples
JM38510/33902BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902BFA	Samples
M38510/33902B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902B2A	Samples
M38510/33902BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902BEA	Samples
M38510/33902BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 33902BFA	Samples
SN54F153J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54F153J	Samples
SN74F153D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F153	
SN74F153DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F153	Samples
SN74F153N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F153N	Samples
SN74F153NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F153	Samples
SNJ54F153FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9758301Q2A SNJ54F 153FK	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54F153J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9758301QE A SNJ54F153J	Samples
SNJ54F153W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9758301QF A SNJ54F153W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN54F153, SN74F153 :

• Catalog : SN74F153

Military : SN54F153

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Γ	SN74F153DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN74F153NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

Pack Materials-Page 1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F153DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74F153NSR	SO	NS	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

All dimensions are nominal		. <u></u>						
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9758301Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9758301QFA	W	CFP	16	1	506.98	26.16	6220	NA
JM38510/33902B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
JM38510/33902BFA	W	CFP	16	1	506.98	26.16	6220	NA
M38510/33902B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
M38510/33902BFA	W	CFP	16	1	506.98	26.16	6220	NA
SN74F153D	D	SOIC	16	40	507	8	3940	4.32
SN74F153N	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74F153N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54F153FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54F153W	W	CFP	16	1	506.98	26.16	6220	NA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated