

Am8163/Am8167

Dynamic Memory Timing, Refresh and EDC Controllers

DISTINCTIVE CHARACTERISTICS

- Complete CPU to dynamic RAM control interface
- RAS/MSEL/CAS Sequencer to eliminate delay lines
- Complete EDC/data path controls for Word/Byte read or write
- Automatic write-back of corrected data and check bits when single errors are detected on any read cycle
- EDC error flag latches for error logging under software control
- Two timing configurations support a broad range of processors (Z80, Z8000, 8086, 8088, MC68000)

GENERAL DESCRIPTION


The Am8163 and Am8167 are high speed bus interface controllers forming an integral part of the 8086 and AmZ8000* memory support chip set using dynamic MOS RAMs with Error Detection and Correction (EDC). The complete chip set includes the Am8284A and AmZ8127 Clock Generators, the Am2964B Dynamic Memory Controller, the Am2961/62 EDC Bus Buffers, the Am2960 EDC Unit and Am2965/66 RAM Drivers.

The Am8163 and Am8167 provide all of the control interface functions including RAS/Address-MUX/CAS timing (without delay lines), refresh timing, memory request/

refresh arbitration and all EDC enables and controls. The enable controls are configured for both word and byte operations including the data controls for byte write with error correction. The Am8163/7 generates bus and operating mode controls for the Am8160 EDC Unit.

The Am8163/7 uses the AmZ8127 oscillator output to generate RAS/Address MUX/CAS timing. An internal refresh interval timer generates the memory refresh request independent of the CPU to guarantee the proper refresh timing under all combinations of CPU and DMA memory requests.

BLOCK DIAGRAM




RELATED PRODUCTS

| Part No. | Description | Part No. | Description |
|-----------|--|-----------|------------------------------|
| Am2960 | 16-Bit Error Detection and Correction Unit | Am2964B | Dynamic Memory Controller |
| Am2968 | Dynamic Memory Controller | Am2961/62 | Error Correction Bus Buffers |
| Am2969/70 | Memory Timing Controllers | Am2965/66 | Octal Dynamic Memory Drivers |
| Am2971 | Memory Timing Controller | | |


*Z8000 is a trademark of Zilog.

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



| Valid Combinations | |
|--------------------|--------------------------|
| Am8163 | DC, DCB, DM, DMB, XC, XM |
| Am8167 | DC, DCB, XC |

Device type
Dynamic Memory Timing, Refresh,
and EDC Controller

Valid Combinations
Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

| Pin No. | Name | I/O | Description |
|----------------------------------|--------|-----|---|
| Bus Control | | | |
| 28 | CLK | I | Clock. The CLK input determines memory cycle timing via the internal state machine from which the control outputs are derived. It is normally 18MHz for the Am8163 and 22MHz for the Am8167. The clock can run at lower frequencies, but not higher, because of other memory timing constraints. |
| 14 | RCLK | I | Refresh Clock. This input determines the period of the internal refresh interval - 16 timer and is normally 1MHz. This results in a refresh cycle every 16 microseconds. This provides an internal refresh request to guarantee valid memory data independent of other system operating modes. (memory request, DMA, etc.). |
| 13 | FR | I | Force Refresh. FR is used to force a refresh cycle at user-designated times. One example is transparent refresh during I/O operations. The refresh interval timer is reset so the next refresh occurs 16 RCLK cycles later if no other FR pulses occur. FR can be used to minimize collisions with memory requests, thereby reducing the amount of time the CPU waits for refresh. |
| 26 | XACK | O | Transfer Acknowledge (open collector). This active LOW output indicates that corrected data has been latched in the Am8160 EDC output latch (as opposed to indicating data is valid on the system bus). |
| 25 | AACK | O | Advanced Acknowledge (open collector). This active LOW output indicates that a memory access has started. It can be used to run without wait states when the memory system timing is synchronous with the CPU clock. Multibus or asynchronous configuration should use XACK to control the CPU Ready input. |
| 11 | SUP | I | Suppress. This active LOW input inhibits access to the RAM in memory access protected systems. It must be valid before the HIGH-to-LOW transition of DS to suppress a read cycle. It must remain valid until after the cycle (RAS). This is required because SUP simply inhibits WE on a write and inhibits OEBH, OEBL, and OEBW on a read, without halting the internal state generator. |
| 12 | DS | I | Data Strobe. This active LOW input is used during read cycles to generate OEBL, OEBH and OEBW. These signals control when data is enabled onto the system data bus. |
| 33 | A0 | I | Address Bit 0. A0 data input is latched internally on the LOW-to-HIGH transition of AS. It is used during byte operations to designate whether high byte or low byte data is being accessed. A0 = LOW for high byte operations and A0 = HIGH for low byte operations with the AmZ8000 Family CPU's. A0 phasing is opposite for 8086 and inversion can be avoided by interchanging the roles of OEL and OEH (and OEBL and OEBH). |
| 34 | AS | I | Address Strobe. The AS input is used to control the A0 latch. When HIGH, A0 data is latched. For non-multiplexed buses, the AS input is tied LOW to make the latch transparent. |
| 15 | B/W | I | Byte/Word. This input designates a byte operation if HIGH and a word operation if LOW. It must be valid throughout the memory transaction. The Am8163/7 uses this input to determine OEH and OEL. |
| 16 | R/W | I | Read/Write. This input indicates a read operation when HIGH and a write operation when LOW. It must be valid throughout the memory transaction. The Am8163/7 uses this input to determine the outputs OEH, OEL, OEBH, OEBL, and OEBW. |
| 32 | M/IO | I | Memory/Input-Output. This signal serves as an active HIGH chip select for memory operations. It is used in conjunction with CS to determine if STR is valid. It must be HIGH before the LOW-to-HIGH transition of STR if the STR input command is a pulse (AmZ8000). When using a level input (multibus) to start the cycle, M/IO must become valid no later than one clock period after the HIGH-to-LOW transition of STR. |
| 31 | CS | I | Chip Select. This active LOW input is one of the enables for the Am8163/7. It must be LOW before the LOW-to-HIGH transition of STR when using a pulse to start a memory access. When using a level input to start the cycle, CS must become valid no later than one clock period after the HIGH-to-LOW transition of STR. |
| 27 | STR | I | Start. This active LOW input can be a pulse or a level. It is used to indicate when memory access is requested. It must not extend past the LOW-to-HIGH transition of DS. |
| Address Control | | | |
| 35 | LE | O | Latch Enable. This output controls the LATCH ENABLE input of the Dynamic Memory Controller. When LE is HIGH, the DMC address input latch is transparent. When LE is LOW, the address is latched. This signal is AS inverted. |
| 36 | RFSH | O | Refresh. This active LOW output indicates a refresh operation is to be done. The Dynamic Memory Controller uses this signal to select the refresh address output. |
| 37 | RAS | O | Row Address Strobe. This active LOW output strobes the row address into memory. The RAS HIGH-to-LOW transition occurs during t _R if STR, M/IO and CS have selected a memory cycle. Additionally, RAS will be active one t-state after the RFSH HIGH-to-LOW transition occurs during refresh. The RAS LOW-to-HIGH transition at the end of each cycle starts an internally timed RAS precharge time consisting of three t-states. |
| 39 | MSEL | O | Multiplexer Select. This output controls the row and column address selection in the DMC. When MSEL is HIGH, the row address is selected and when LOW, the column address is selected. MSEL is normally HIGH and goes LOW only during memory accesses. |
| 38 | CAS | O | Column Address Strobe. This active LOW output strobes the column address into memory. It is generated only during memory accesses. |
| Error Logging and Control | | | |
| 19 | ERR | I | Error. This active LOW signal from the Am8160 EDC indicates when an error has occurred. The Am8163 samples this input just before the HIGH-to-LOW transition of LEO. Single errors cause an automatic write-back of corrected data. |
| 20 | MERR | I | Multiple Error. This active LOW signal from the EDC indicates when a multiple error has occurred. Write back to memory is inhibited if a MULTIPLE ERROR occurs on a read cycle. |
| 18 | LERR | O | Latched Error. This active HIGH output is set HIGH as a result of the ERR input becoming active. LERR HIGH indicates an error has occurred. LERR is normally used to control error logging. It is reset when ERRACK goes LOW. |
| 22 | LMERR | O | Latched Multiple Error. This active HIGH output is set HIGH as a result of the MERR input. When HIGH, it indicates a multiple error has occurred. It is reset when ERRACK goes low. |
| 17 | INTERR | O | Interrupt Error (open collector). This active LOW output is used to interrupt the CPU when an error occurs. This can be used for diagnostics or error logging. INTERR has high output drive capability in order to drive system buses. |

| Pin No. | Name | I/O | Description |
|--|---------|-----|--|
| Error Logging and Control (Cont.) | | | |
| 23 | INTMERR | O | Interrupt Multiple Error (open collector). This active LOW output is used to interrupt the CPU when a multiple error occurs. This can be used for diagnostics or error logging. INTMERR has high output drive capability in order to drive system buses. |
| 24 | INTACK | I | Interrupt Acknowledge. This active LOW input resets both the INTERR and INTMERR signals. |
| 21 | ERRACK | I | Error Acknowledge. This active LOW input resets the error logging flags, LERR and LMERR. It is only effective when INTACK has previously cleared the interrupt flags, INTERR and INTMERR. |
| EDC Control | | | |
| 5 | LEB | O | Latch Enable Bus. LEB is used to latch corrected data in the external Am8161/2 EDC Data Bus Buffers. By latching data output to the system data bus, the CPU can be operated in a single-step mode. The data latch is required to capture data so the memory can be released for refresh immediately after a read (or write) cycle. |
| 1 | LEO | O | Latch Enable Output. LEO is used to latch corrected data in the Am8160 EDC data output latch. Correct data is then available to regenerate correct check bits for the write portion of the read-modify-write cycle. LEO can also control LEY of the Am8161/2 EDC Data Bus Buffers (the input latch from the system data bus). This is required in systems where the CPU removes data from the system data bus before the Am8163/7 has completed a write cycle. |
| 2 | LEI | O | Latch Enable Input. LEI is used to control the Am8160 EDC's input latch. It is normally LOW when a memory cycle is not in progress. This prevents transitions on the bus from toggling the EDC logic, thereby reducing power dissipation and system noise. LEI latches the input data so the EDC data bus (Y bus) can be TURNED AROUND WHILE the EDC is correcting the data. Cycle time is reduced by doing these functions in parallel. |
| 6 | S | O | Select. This output controls the multiplexer that selects EDC input data. It is normally HIGH to select data from the system bus. When LOW, it selects data from memory. Since all cycles are a read-modify-writes, S switches every cycle. All memory operations take the same number of internal t-states. There is no difference in the length of a cycle on read or write, error or no error. |
| 8 | ÖEBH | O | Output Enable Bus High. ÖEBH output enables the high byte data onto the system data bus during byte read operations. It is used when interfacing to 8-bit data buses or the Multibus.* |
| 7 | ÖEBL | O | Output Enable Bus Low. ÖEBL output enables the low byte of data onto the system data bus during Byte Read operations. It is used when interfacing to 8-bit data buses or the Multibus. |
| 9 | ÖEBW | O | Output Enable Bus Word. ÖEBW output enables data onto the system data bus. It occurs on every read cycle independent of B/W. It is used for 16-bit systems or Multibus systems. |
| 4 | ÖEH | O | Output Enable High. ÖEH controls the high byte of the EDC data bus (Y bus). When ÖEH is HIGH, the Am2961/62 are driving the bus. When ÖEH is LOW, the Am8160 EDC is driving the bus. ÖEH is HIGH during word writes and goes low on reads and byte writes. |
| 3 | ÖEL | O | Output Enable Low. ÖEL controls the low byte of the EDC data bus (Y bus). When HIGH, the Am2961/62's are driving the bus. When LOW, the Am2960 is driving the bus. ÖEL is HIGH during word writes and goes LOW on reads and byte writes. |
| Other Controls | | | |
| 40 | WE | O | Write Enable. WE controls the memory during a write operation. It is generated during a byte or word write and also during a read if a single error has occurred. WE always occurs at the end of the memory cycle. Thus, the RAM is always doing a late write. |
| 29 | MCE | I | Memory Cycle Extend. This input is normally not used and is pulled up internally to produce "normal" timing. When tied LOW it extends the memory cycle (adds 5 t ₂ states for Am8163 and adds 4 t ₂ states for Am8167). This allows use of slower RAMs. Note that MCE affects the refresh cycle as well as the normal cycle. By adding external logic, the user may extend the cycle by 1, 2 or 3 t-states instead. This is done by keeping MCE low until 2, 3, or 4 clocks after MS for the 8163 or 2, 3, or 4 clocks after CAS for the 8167. |

*Multibus is a registered trademark of Intel Corporation.

FUNCTION TABLES


Am8163/8167

| R/W | B/W | A0 | ÖEH | ÖEL |
|-----|-----|----|-----|-----|
| L | L | L | H | H |
| L | L | H | H | H |
| L | H | L | H | L |
| L | H | H | L | H |
| H | L | L | L | L |
| H | L | H | L | L |
| H | H | L | L | L |
| H | H | H | L | L |

ÖEH and ÖEL are enabled by appropriate sequencer "T" states.
(See Timing Diagram)

| DS | R/W | B/W | A0 | ÖEBH | ÖEBL | ÖEBW |
|----|-----|-----|----|------|------|------|
| X | L | L | L | H | H | H |
| X | L | L | H | H | H | H |
| X | L | H | L | H | H | H |
| X | L | H | H | H | H | H |
| L | H | L | L | L | H | L |
| L | H | L | H | H | L | L |
| L | H | H | L | L | H | L |
| L | H | H | H | H | L | L |
| H | X | X | X | H | H | H |

SYSTEM DIAGRAM



DF000300

Am8163/67 DETAILED DESCRIPTION

The Am8163/67 provides timing and control for Error Detection and Correction (EDC) using dynamic Random Access Memories (RAM) together with the Am2960 family of EDC devices. See Table 1 to determine which device (Am8163/67) is best suited to which processor.

The Am2960 family provides an optimized, but also flexible solution to the interface between MOS microprocessors and dynamic MOS RAMs.

The Am2960 performs the function of error detection and correction, using a modification of the well-known Hamming Code algorithm.

The Am2961 and Am2962 are bus buffers optimized for operation with the Am2960.

TABLE 1.

| Processor | Am8163 | Am8167 |
|-----------|--------|--------|
| Z80A | X | |
| Z80B | X | |
| Z8000 | X | |
| - 4MHz | | X |
| - 6MHz | | X |
| - 8MHz | X | X |
| 8086 | X | |
| - 5MHz | | X |
| - 10MHz | | X |
| 8088 | X | |
| - 5MHz | | X |
| - 10MHz | | X |
| 68000 | X | |
| - 4MHz | | X |
| - 6MHz | | X |
| - 8MHz | X | X |
| - 10MHz | X | X |
| - 12MHz | X | X |

Note: Where X's appear in both columns, either device may be used.

The Am2964B performs address latching and multiplexing for the RAS/CAS sequence. It also contains a refresh counter that can be multiplexed onto the address outputs.

The Am2965 and Am2966 are octal memory address bus drivers, similar and pin-compatible to the popular 74LS240 and 74LS244, but with on-chip resistors that reduce the problem of undershoot on unterminated address lines.

None of the above-mentioned circuits contain timing elements. To achieve the greatest versatility, this function is concentrated in the Am8163.

The Am8163/67 performs two independent functions:

1. It provides timing and control to the Am2964B Dynamic Memory Controller, i.e., the RAS/CAS Refresh address multiplexer.
2. It provides timing and control for the 2960, 2961, or 2962 EDC circuits and interfaces with the microprocessor's interrupt lines and WAIT input.

RAS/CAS and Refresh

The Am8163/67 accepts several control signals from the microprocessor (BYTE/WORD, READ/WRITE, Address Strobe, Data Strobe, Memory/IO) and a Refresh clock signal from the clock generator.

From these inputs, the Am8163/67 generates control signals for the 2964B RAS/CAS and Refresh multiplexer.

The LE output, when HIGH, makes the 2964B input latches transparent. The HIGH-to-LOW transition of LE latches address information into the 2964B.

The \overline{RAS} output is activated when the appropriate combination of \overline{STR} , M/\overline{IO} , and \overline{CS} occur or when a refresh operation

is to be performed. MSEL goes LOW one clock period after RAS goes LOW.

CAS goes LOW a short specified delay after MSEL goes LOW. RAS, MSEL and CAS go HIGH together, eight clock periods after RAS goes LOW. The RAS/CAS timing is thus derived from a high frequency (16MHz clock) without any monostables or delay lines.

The Am8163 and Am8167 are comparable except for the CAS timing sequence.

The Am8163 timing is optimized for operation with a 4MHz microprocessor clock, derived from a 16MHz oscillator. The RAS to MS delay is one oscillator period (62ns) and the MS to CAS delay is combinatorial, 16ns minimum.

The Am8167 timing is optimized for operation with a 5.5MHz microprocessor clock, derived from a 22MHz oscillator. The RAS to MS delay is one oscillator period (47ns) and the MS to CAS delay is also one oscillator period (47ns).

Dynamic Memory Refresh

The proper sequencing of refresh operations can be performed either by the CPU (transparent refresh) or by the memory controller (stand-alone refresh).

Transparent refresh, as implemented in the Z80 and Z8000 microprocessors is simple and avoids all memory contention, but it wastes processor time and is not fully compatible with DMA operation.

"Stand-alone" refresh puts the responsibility of refresh address generation and timing on the memory controller. The Am8163/67 performs the necessary timing and access arbitration. The internal refresh interval timer generates a refresh request after every 16 clock pulses on the RCLK refresh clock input (typically 1MHz). When FR (force refresh) goes LOW, the ÷ 16 counter is cleared and the internal refresh request is generated.

Refresh requests and memory requests are synchronized inside the Am8163/67 where the arbiter circuit resolves potential conflicts. If a refresh request occurs after a memory request or during a memory operation, this refresh request will be honored after the memory transaction is complete and the necessary additional precharge time has elapsed.

Similarly, if a memory request occurs after a refresh request or during a refresh operation, this memory request will not be acknowledged until the refresh operation is completed and the necessary precharge time has elapsed. When memory and refresh requests occur simultaneously, the arbiter favors the memory request.

Error Detection/Correction

The other function of the Am8163/67 is timing and control for Error Detection and Correction using the 2960, 2961 or 2962 circuits.

The Am8163/67 drives the ECC Control Bus and receives ERROR or MULTIPLE ERROR inputs from the 2960 Error Detection and Correction Unit. The Am8163/67 also interfaces with the microcomputer interrupt structure and with the error-logging circuitry.

The 2960 can support two methods of error correction: "Correct Only On Error" and "Correct Always".

"Correct Only On Error" relies on the fact that error detection is faster than correction. Data read from the memory is fed directly to the processor. A read error will insert a wait state while the error is being corrected and data is also being written back into the memory. At reasonably low error rates, this

scheme achieves the highest possible throughput, but it is incompatible with all present microprocessors, since they sample their WAIT input too early in the cycle.

The Am8163/67 implements the other scheme—"Correct Always"—which is compatible with all modern microprocessors.

This scheme allocates time to insure that corrected data is sent to the CPU. Additionally, the Am8163/67 allows time after each memory read operation, to write the corrected result back into the memory. This write operation, however, is executed only if there was a single error; there is no need to write correct data back, and it is undesirable to write the wrong result of a double error.

the Am8163/67 also provides the proper control signals to allow byte write operation in 16-bit memory systems with Error Correction. The Am8163/67 automatically first performs a word read operation, retains the corrected unused byte in the 2960, and then writes the composite word and check bits into the memory. Outputs LEO, LEI, OEH, OEL and S are responsible for this.

OEL is pulsed LOW during every read operation (byte or word) and during a byte write operation with A0 = 0 (even address)

OEH is pulsed LOW during every read operation (byte or word) and during a byte write operation with A0 = 1 (odd address)

OEBW is pulsed LOW during every read operation

OEBL is pulsed LOW during every read operation with A0 = 1 (odd address)

OEBH is pulsed LOW during every read operation with A0 = 0 (even address)

Note: The OEH and OEB outputs interpret A0 in opposite ways. This is consistent with 2960/61 operation.

| R/ W | B/ W | A0 | OEH | OEL | OEBW | OEBH | OEBL |
|---------|---------|----|-----|-----|------|------|------|
| L | L | L | H | H | H | H | H |
| L | L | H | H | H | H | H | H |
| L | H | L | H | L | H | H | H |
| L | H | H | L | H | H | H | H |
| H | L | L | L | L | L | L | L |
| H | L | H | L | L | L | H | L |
| H | H | L | L | L | L | L | H |
| H | H | H | L | L | L | H | L |

OEBW, OEBH, and OEBL can be active (LOW) only if: $\overline{DS} = \overline{CS} = L$ AND $SUP = H$

Note that 16-bit memory with EDC must always be initialized with word write operations in order to allow a later byte write operation. (An uninitialized memory would most likely read multiple errors and would then not allow byte write operation.)


Error Interrupt Control

The Am8163/67 clocks in the ERROR and MULTIPLE ERROR signals coming from the 2960 and stores them in both the Interrupt Logic and in the Error Control Logic.

Interrupt Acknowledge clears both INTEPR and INTMERR. The latter must therefore always be the higher priority interrupt.

The Error Logic Control circuit latches up the two bits in the Error Interrupt Control circuit. The LERR and LMERR outputs are cleared by ERRACK, provided that the interrupts have been cleared first. These signals are normally used to control updating of the syndrome latch or other diagnostic circuitry.


Am8163/67 APPLICATION WITH Am8086 CPU AND Am8127 CLOCK GENERATOR




BD001351

01553A

Am8163/67 APPLICATION WITH MC68000



AF000540




AF000550

*Timing refers to 10MHz MC68000.

Note 1: M/I0 may be tied HIGH or connected to an address pin. It may also be connected to an I/O port. The main consideration is not to start the 8163/67 when communicating with the 2960 Diagnostic Latch.

Am8163/67 APPLICATION WITH MULTIBUS*



1391000B

MULTIBUS is a trademark of Intel.

01553A

ABSOLUTE MAXIMUM RATINGS

| | |
|---------------------------------------|-----------------------|
| Storage Temperature | -65°C to +150°C |
| Ambient Temperature Under Bias | -55°C to +125°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5V to +7.0V |
| DC Voltage Applied to Outputs For | |
| High Output State | -0.5V to V_{CC} Max |
| DC Input Voltage | -0.5V to +5.5V |
| DC Output Current, Into Outputs | 30mA |
| DC Input Current | -30mA to +5.0mA |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|------------------------|------------------|
| Commercial (C) Devices | |
| Temperature | 0°C to +70°C |
| Supply Voltage | +4.75V to +5.25V |
| Military (M) Devices | |
| Temperature | -55°C to +125°C |
| Supply Voltage | +4.5V to +5.5V |

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

(Group A, Subgroups 1, 2 and 3)


| Parameters | Description | Test Conditions (Note 1) | Min | Typ (Note 2) | Max | Units | |
|------------|---------------------------------------|--|--|---|------------|---|---------------|
| | | | | | | | |
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL} | Output(s): All except open collectors | MIL, $I_{OH} = -1.0\text{mA}$ COM'L, $I_{OH} = -2.6\text{mA}$ | 2.4 2.4 | | Volts |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL} | Output(s): LERR, LMERR CAS, RAS, OEBH, OEEL OEH, OEL, OEBW, RFSH LEO, LEI, WE LEB, LE, S, MSEL INTMERR, INTERR XACK, AACK | $I_{OL} = 8\text{mA}$ $I_{OL} = 12\text{mA}$ $I_{OL} = 12\text{mA}$ $I_{OL} = 12\text{mA}$ $I_{OL} = 12\text{mA}$ $I_{OL} = 16\text{mA}$ $I_{OL} = 32\text{mA}$ | | 0.50 0.50 0.50 0.50 0.50 0.50 0.50 | Volts |
| V_{IH} | Guaranteed Input Logical HIGH Voltage | | Input(s): All | | 2.0 | | Volts |
| V_{IL} | Guaranteed Input Logical LOW Voltage | | Input(s): All | MIL COM'L | | 0.7 0.8 | Volts |
| V_I | Input Clamp Voltage | $V_{CC} = \text{MIN}$ | Input(s): All | | | $I_{IN} = -18\text{mA}$ | Volts |
| I_{IL} | Input LOW Current | $V_{CC} = \text{MAX}$ $V_{IN} = 0.5\text{V}$ | Input(s): A0, M/I0, RCLK, B/W, R/W STR, AS, INTACK FR, SUP, ERRACK, MCE CLK, CS, DS, ERR MERR | MIL COM'L MIL COM'L MIL COM'L MIL COM'L | | -0.42 -0.40 -0.82 -0.8 -2.1 -2.0 -2.6 -2.4 | mA |
| I_{IH} | Input HIGH Current | $V_{CC} = \text{MAX}$ $V_{IN} = 2.7\text{V}$ | Input(s): MERR CLK, CS, DS, ERR FR, SUP, MCE, ERRACK M/I0, A0, RCLK, B/W, R/W AS, STR, INTACK | MIL COM'L MIL COM'L | | 100 70 70 50 | μA |
| I_I | Input HIGH Current | $V_{CC} = \text{MAX}$ $V_{IN} = 5.5\text{V}$ $V_{CC} = \text{MAX}$ $V_{IN} = 7.0\text{V}$ | Input(s): CLK, CS, DS, ERR, MERR SUP, MCE, FR M/I0, A0, RCLK, B/W, R/W INTACK, AS, STR ERRACK | " | | 1.0 1.0 0.10 0.20 | mA |
| I_{OH} | Output HIGH Current | $V_{CC} = \text{MIN}$ $V_{OH} = 5.5\text{V}$ | Output(s): INTMERR, INTERR XACK, AACK | | | 100 150 | μA |

| Parameters | Description | Test Conditions (Note 1) | | Min | Typ (Note 2) | Max | Units |
|-----------------|------------------------------|--|-------------------------|-------|-----------------|-----|-------|
| I _{OS} | Output Short Circuit Current | V _{CC} = MAX + 0.5V V _O = 0.5V | Output(s): All (Note 3) | -15 | | -85 | mA |
| I _{CC} | Power Supply Current | 8163 | 25°C, 5V | | 280 | | mA |
| | | | 0 to 70°C | COM'L | | 365 | mA |
| | | 8167 | 0 to 70°C | | | 390 | mA |
| | | 8163 | -55 to +125°C | MIL | | 385 | mA |
| | | 8167 | -55 to +125°C | | | 420 | mA |


- Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.
2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING TEST CIRCUIT


INTERR, INT MERR



OTHER OUTPUTS



XACT, AACK

SWITCHING CHARACTERISTICS ($T_A = +25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)

| Parameters | | Description | Min | Typ | Max | Units |
|------------|-----------|--|-----------|---------------|-----|-------|
| 1 | t_S | $M/\bar{I}O_1$ or \bar{CS}_1 to CLK Setup Time | 0 | -4 | | ns |
| 2 | t_H | $M/\bar{I}O_1$ or \bar{CS}_1 to \bar{RAS}_1 Hold Time | 0 | -10 | | ns |
| 3 | t_S | \bar{FR}_1 to CLK Setup Time | 5 | 2 | | ns |
| 4 | t_{PWL} | \bar{FR} LOW Pulse Width | $t_p + 5$ | $t_p + 2$ | | ns |
| 5 | t_{PLH} | \bar{AS}_1 to LE_1 Propagation Delay | | 12 | 18 | ns |
| 6 | t_{PHL} | \bar{AS}_1 to LE_1 Propagation Delay | | 12 | 18 | ns |
| 7 | t_S | A_0 to \bar{AS}_1 Setup Time | 1 | 0 | | ns |
| 8 | t_H | A_0 to \bar{AS}_1 Hold Time | 9 | 5 | | ns |
| 9 | t_{PWL} | \bar{AS} , \bar{STR} LOW Pulse Width | 20 | 9 | | ns |
| 10 | t_S | $M/\bar{I}O_1$ or \bar{CS}_1 to \bar{STR}_1 Setup Time | 2 | 0 | | ns |
| 11 | t_S | \bar{CS}_1 to \bar{STR}_1 Setup Time | $-t_p$ | $-(t_p + 10)$ | | ns |
| 12 | t_S | \bar{STR}_1 to CLK Setup Time | 10 | 6 | | ns |
| 13 | t_{PHL} | CLK to \bar{RAS}_1 Propagation Delay | | 36 | 41 | ns |
| 14 | t_{PLH} | CLK to \bar{RAS}_1 Propagation Delay | | 26 | 34 | ns |
| 15 | t_{PHL} | CLK to \bar{MSEL}_1 Propagation Delay | | 17 | 22 | ns |
| 16 | t_{PLH} | CLK to \bar{MSEL}_1 Propagation Delay | | 21 | 26 | ns |
| 17a | t_{PHL} | \bar{MSEL}_1 to \bar{CAS}_1 Propagation Delay - 8163 | 18 | 23 | | ns |
| 17b | t_{PHL} | CLK to \bar{CAS}_1 Propagation Delay - 8167 | | 17 | 22 | ns |
| 18a | t_{PLH} | CLK to \bar{CAS}_1 Propagation Delay - 8163 | | 34 | 43 | ns |
| 18b | t_{PLH} | CLK to \bar{CAS}_1 Propagation Delay - 8167 | | 21 | 26 | ns |
| 19 | t_{PLH} | \bar{STR}_1 to \bar{AACK}_1 Propagation Delay | | 30 | 35 | ns |
| 20 | t_{PHL} | CLK to \bar{AACK}_1 Propagation Delay | | 33 | 41 | ns |
| 21 | t_{PHL} | CLK to \bar{WE}_1 Propagation Delay | | 17 | 22 | ns |
| 22 | t_{PLH} | CLK to \bar{WE}_1 Propagation Delay | | 20 | 26 | ns |
| 23 | t_{PHL} | CLK to S_1 Propagation Delay | | 16 | 22 | ns |
| 24a | t_{PLH} | LE_1 to S_1 Propagation Delay - 8163 | 1.0 | 3.0 | | ns |
| 24b | t_{PLH} | CLK to S_1 Propagation Delay - 8167 | | 21 | 26 | ns |
| 25 | t_{PLH} | CLK to LE_1 Propagation Delay | | 20 | 26 | ns |
| 26 | t_{PHL} | CLK to LE_1 Propagation Delay | | 17 | 22 | ns |
| 27 | t_{PHL} | LEO_1 to LE_1 Propagation Delay | 15 | 20 | | ns |
| 28a | t_{PHL} | LE_1 to \bar{OE}_1 , \bar{OEL}_1 Propagation Delay - 8163 | 4.5 | 7.0 | | ns |
| 28b | t_{PHL} | CLK to \bar{OE}_1 , \bar{OEL}_1 Propagation Delay - 8167 | | 24 | 30 | ns |
| 29 | t_{PLH} | CLK to \bar{OE}_1 , \bar{OEL}_1 Propagation Delay | | 24 | 30 | ns |
| 30 | t_S | R/\bar{W} , B/\bar{W} to \bar{DS}_1 Setup Time | 0 | -1.5 | | ns |
| 31 | t_H | R/\bar{W} , B/\bar{W} to \bar{WE}_1 Hold Time | 0 | -10 | | ns |
| 32 | t_{PHL} | CLK to LEO_1 Propagation Delay | | 15 | 21 | ns |
| 33 | t_{PLH} | CLK to LEO_1 Propagation Delay | | 21 | 26 | ns |
| 34 | t_{PLH} | CLK to LEB_1 Propagation Delay | | 21 | 26 | ns |
| 35 | t_{PHL} | CLK to LEB_1 Propagation Delay | | 24 | 30 | ns |
| 36 | t_{PHL} | CLK to \bar{XACK}_1 Propagation Delay | | 29 | 36 | ns |
| 37 | t_{PLH} | DS_1 to \bar{XACK}_1 Propagation Delay | | 24 | 30 | ns |
| 38 | t_{PHL} | DS_1 to \bar{OEB}_1 , \bar{OEB}_1 , \bar{OEBW}_1 Propagation Delay | | 13 | 18 | ns |

| Parameters | | Description | Min | Typ | Max | Units |
|------------|------------------|--|-----|-----|-----|-------|
| 39 | t _{PLH} | DS _i to OE _{BL} _i , OE _{BH} _i , OE _{BW} _i Propagation Delay | | 13 | 18 | ns |
| 40 | t _S | ERR, MERR to LEO _i Setup Time | 1.5 | 0 | | ns |
| 41 | t _H | ERR, MERR to LEO _i Hold Time | 8.5 | 4 | | ns |
| 42 | t _{PHL} | LEO _i to INTERR _i , INTMERR _i Propagation Delay | | 19 | 24 | ns |
| 43 | t _{PLH} | INTACK _i to INTERR _i , INTMERR _i Propagation Delay | | 23 | 30 | ns |
| 44 | t _{PLH} | LEO _i to LERR _i , LMERR _i Propagation Delay | | 30 | 39 | ns |
| 45 | t _{PHL} | ERRACK _i to LERR _i , LMERR _i Propagation Delay | | 9 | 14 | ns |
| 46 | t _{PWL} | INTACK LOW Pulse Width | 20 | 9 | | ns |
| 47 | t _{PWL} | ERRACK LOW Pulse Width | 20 | 9 | | ns |
| 48 | t _S | SUP _i to DS _i Setup Time | 0 | -5 | | ns |
| 49 | t _H | WE _i to SUP _i Hold Time | 0 | -10 | | ns |
| 50 | t _{PHL} | CLK to RFSH _i Propagation Delay | | 16 | 21 | ns |
| 51a | t _{PWL} | RFSH LOW Pulse Width (MCE = HIGH) - 8163 | | 4tp | | |
| 51b | t _{PWL} | RFSH LOW Pulse Width (MCE = HIGH) - 8167 | | 5tp | | |
| 52a | t _{PWL} | RAS LOW Pulse Width During Refresh (MCE = HIGH) - 8163 | | 3tp | | |
| 52b | t _{PWL} | RAS LOW Pulse Width During Refresh (MCE = HIGH) - 8167 | | 4tp | | |
| 53a | t _{PWL} | RFSH LOW Pulse Width (MCE = LOW) - 8163 | | 7tp | | |
| 53b | t _{PWL} | RFSH LOW Pulse Width (MCE = LOW) - 8167 | | 9tp | | |
| 54a | t _{PWL} | RAS LOW Pulse Width During Refresh (MCE = LOW) - 8163 | | 6tp | | |
| 54b | t _{PWL} | RAS LOW Pulse Width During Refresh (MCE = LOW) - 8167 | | 8tp | | |
| 55a | f _{OSC} | CLK Frequency - 8163 | | | 16 | MHz |
| 55b | f _{OSC} | CLK Frequency - 8167 | | | 22 | MHz |

Switching Characteristics (Cont.)

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


| Parameters | | Description | COMMERCIAL | | MILITARY | | Units |
|------------|------------------|--|------------|-----|----------|-----|-------|
| | | | Min | Max | Min | Max | |
| 1 | t _S | M/ \overline{O} _i or \overline{CS} _i to CLK Setup Time | 5 | | 5 | | ns |
| 2 | t _H | M/ \overline{O} _i or \overline{CS} _i to RAS _i Hold Time | 5 | | 5 | | ns |
| 3 | t _S | \overline{FR} _i to CLK Setup Time | 9 | | 9 | | ns |
| 4 | t _{PWL} | \overline{FR} LOW Pulse Width | tp + 10 | | tp + 10 | | ns |
| 5 | t _{PLH} | \overline{AS} _i to LE _i Propagation Delay | | 22 | | 22 | ns |
| 6 | t _{PHL} | \overline{AS} _i to LE _i Propagation Delay | | 22 | | 22 | ns |
| 7 | t _S | A0 to \overline{AS} _i Setup Time | 1.5 | | 1.5 | | ns |
| 8 | t _H | A0 to \overline{AS} _i Hold Time | 10 | | 10 | | ns |
| 9 | t _{PWL} | \overline{AS} , STR LOW Pulse Width | 20 | | 20 | | ns |
| 10 | t _S | M/ \overline{O} _i or \overline{CS} _i to STR _i Setup Time | 5 | | 5 | | ns |
| 11 | t _S | \overline{CS} _i to STR _i Setup Time | -tp | | -tp | | ns |
| 12 | t _S | STR _i to CLK Setup Time | 10 | | 12 | | ns |
| 13 | t _{PHL} | CLK to RAS _i Propagation Delay | | 45 | | 45 | ns |
| 14 | t _{PLH} | CLK to RAS _i Propagation Delay | | 40 | | 40 | ns |
| 15 | t _{PHL} | CLK to MSEL _i Propagation Delay | | 25 | | 25 | ns |
| 16 | t _{PLH} | CLK to MSEL _i Propagation Delay | | 30 | | 30 | ns |
| 17a | t _{PHL} | MSEL _i to \overline{CAS} _i Propagation Delay - 8163 | 16 | | 16 | | ns |
| 17b | t _{PHL} | CLK to \overline{CAS} _i Propagation Delay - 8167 | | 25 | | 25 | ns |
| 18a | t _{PLH} | CLK to \overline{CAS} _i Propagation Delay - 8163 | | 50 | | 50 | ns |
| 18b | t _{PLH} | CLK to \overline{CAS} _i Propagation Delay - 8167 | | 30 | | 30 | ns |
| 19 | t _{PLH} | STR _i to \overline{ACK} _i Propagation Delay | | 40 | | 40 | ns |
| 20 | t _{PHL} | CLK to \overline{ACK} _i Propagation Delay | | 46 | | 46 | ns |
| 21 | t _{PHL} | CLK to WE _i Propagation Delay | | 25 | | 25 | ns |
| 22 | t _{PLH} | CLK to WE _i Propagation Delay | | 30 | | 30 | ns |
| 23 | t _{PHL} | CLK to S _i Propagation Delay | | 25 | | 25 | ns |
| 24a | t _{PLH} | LE _i to S _i Propagation Delay - 8163 | 0 | | 0 | | ns |
| 24b | t _{PLH} | CLK to S _i Propagation Delay - 8167 | | 30 | | 30 | ns |
| 25 | t _{PLH} | CLK to LE _i Propagation Delay | | 30 | | 30 | ns |
| 26 | t _{PHL} | CLK to LE _i Propagation Delay | | 25 | | 25 | ns |
| 27 | t _{PLH} | LEO _i to LE _i Propagation Delay | 10 | | 10 | | ns |
| 28a | t _{PHL} | LE _i to \overline{OE} _i , \overline{OEL} _i Propagation Delay - 8163 | 4.0 | | 4.0 | | ns |
| 28b | t _{PHL} | CLK to \overline{OE} _i , \overline{OEL} _i - 8167 | | 35 | | 35 | ns |
| 29 | t _{PLH} | CLK to \overline{OE} _i , \overline{OEL} _i Propagation Delay | | 35 | | 35 | ns |
| 30 | t _S | R/ \overline{W} , B/ \overline{W} to \overline{DS} _i Setup Time | 0 | | 1.0 | | ns |
| 31 | t _H | R/ \overline{W} , B/ \overline{W} to WE _i Hold Time | 0 | | 0 | | ns |
| 32 | t _{PHL} | CLK to LEO _i Propagation Delay | | 25 | | 25 | ns |
| 33 | t _{PLH} | CLK to LEO _i Propagation Delay | | 30 | | 30 | ns |
| 34 | t _{PLH} | CLK to LEB _i Propagation Delay | | 30 | | 30 | ns |
| 35 | t _{PHL} | CLK to LEB _i Propagation Delay | | 35 | | 35 | ns |
| 36 | t _{PHL} | CLK to \overline{XACK} _i Propagation Delay | | 40 | | 41 | ns |
| 37 | t _{PLH} | \overline{DS} _i to \overline{XACK} _i Propagation Delay | | 35 | | 35 | ns |
| 38 | t _{PHL} | \overline{DS} _i to \overline{OEBL} _i , \overline{OEBH} _i , \overline{OEBW} _i Propagation Delay | | 22 | | 22 | ns |
| 39 | t _{PLH} | \overline{DS} _i to \overline{OEBL} _i , \overline{OEBH} _i , \overline{OEBW} _i Propagation Delay | | 22 | | 22 | ns |
| 40 | t _S | ERR, MERR to LEO _i Setup Time | 2.0 | | 3.0 | | ns |
| 41 | t _H | ERR, MERR to LEO _i Hold Time | 8.0 | | 8.0 | | ns |
| 42 | t _{PHL} | LEO _i to INTERR _i , INTMERR _i Propagation Delay | | 28 | | 28 | ns |
| 43 | t _{PLH} | INTACK _i to INTERR _i , INTMERR _i Propagation Delay | | 38 | | 38 | ns |
| 44 | t _{PLH} | LEO _i to LERR _i , LMERR _i Propagation Delay | | 46 | | 46 | ns |
| 45 | t _{PHL} | ERRACK _i to LERR _i , LMERR _i Propagation Delay | | 20 | | 20 | ns |

| Parameters | | Description | COMMERCIAL | | MILITARY | | Units |
|------------|------|---|------------|-----|----------|-----|-------|
| | | | Min | Max | Min | Max | |
| 46 | tpWL | INTACK LOW Pulse Width | 20 | | 20 | | ns |
| 47 | tpWL | ERRACK LOW Pulse Width | 20 | | 20 | | ns |
| 48 | tS | SUP _i to DS _i Setup Time | 5 | | 5 | | ns |
| 49 | tH | WE _i to SUP _i Hold Time | 5 | | 5 | | ns |
| 50 | tPHL | CLK to RFSH _i Propagation Delay | | 25 | | 25 | ns |
| 51a | tpWL | RFSH LOW Pulse Width (MCE = HIGH) - 8163 | 4tp-3ns | | 4tp-3ns | | |
| 51b | tpWL | RFSH LOW Pulse Width (MCE = HIGH) - 8167 | 5tp-3ns | | 5tp-3ns | | |
| 52a | tpWL | RAS LOW Pulse Width During Refresh (MCE = HIGH) - 8163 | 3tp-3ns | | 3tp-3ns | | |
| 52b | tpWL | RAS LOW Pulse Width During Refresh (MCE = HIGH) - 8167 | 4tp-3ns | | 4tp-3ns | | |
| 53a | tpWL | RFSH LOW Pulse Width (MCE = LOW) - 8163 | 7tp-3ns | | 7tp-3ns | | |
| 53b | tpWL | RFSH LOW Pulse Width (MCE = LOW) - 8167 | 8tp-3ns | | 8tp-3ns | | |
| 54a | tpWL | RAS LOW Pulse Width During Refresh (MCE = LOW) - 8163 | 6tp-3ns | | 6tp-3ns | | |
| 54b | tpWL | RAS LOW Pulse Width During Refresh (MCE = LOW) - 8167 | 8tp-3ns | | 8tp-3ns | | |
| 55a | tOSC | CLK Frequency - 8163 | | 16 | | 16 | MHz |
| 55b | tOSC | CLK Frequency - 8167 | | 22 | | 22 | MHz |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

TIMING WAVEFORMS


Am8163 TIMING



WF001820

TIMING WAVEFORMS (Cont.)


Am8163 REFRESH TIMING




WF002500

Am8163 MEMORY CYCLE EXTEND TIMING

(MCE = LOW)




WF001800



TIMING WAVEFORMS (Cont.)


Am8167 REFRESH TIMING



WF001780

Am8167 MEMORY CYCLE EXTEND TIMING

(MCE = LOW)



WF001790